



# Introduction to Digital Controlled Totem-pole PFC Demo Board: Hardware Design

Transphorm Inc.  
12/01/2021









transphorm

Highest Performance, Highest Reliability GaN



- Concept of PFC
- From Conventional PFC to Bridgeless Totem Pole PFC
- Digital Controlled Totem Pole Bridgeless PFC using Transphorm GaN and Microchip MCU

# What is Power Factor?



$$V_{grid} = \sqrt{2}V_s \sin(\omega t),$$

where  $V_s = 90 \sim 265V$ ,  
 $\omega = 2\pi f_o, f_o = 50 \sim 60Hz$

$$i_{load} = \sqrt{2}I_s \sin(\omega t - \varphi)$$

$$\bar{P} = V_s I_s \cos \varphi = \text{Real Power}$$

$$S = V_s I_s, \text{ Apparent power}$$

The power factor:

$$PF = \frac{\bar{P}}{S} = \cos \varphi$$





# What are the real load and current?



40W Light Bulb

I1





PF~1





10W LED Bulb


I2



Flyback, PF~0.75



65W Laptop  
Power Supply90W Laptop  
Power Supply

PFC + LLC, PF&gt;0.95



1/4 HP Motor

I4



PF=0.6~0.8

1, Why do we need PFC?



To mitigate the impact of harmonics and reduce the power loss, power factor correction is needed.

2, What is the goal of PFC?



To improve the power factor and reduce the harmonics current, so as to improve the power quality.

3, What is the basic topology of PFC?

The boost type converter is the basic circuit of PFC, as it has voltage boost function, and inductor connected to the grid is helping to improve the power quality.





PFC



## Basic Requirement:

For high power factor converter:

1. Keep  $\phi=0$ , i.e.  $\cos\phi = 1$ ;
2. Reduce THDi, THDi  $< 5\%$  ( Meet IEC6100-3-2, IEEE-519)



1, The output is the DC voltage with small ripples.

The voltage transfer ratio:

$$T_{vv}(\omega t) = \frac{v_o}{v_{in}(t)} = \frac{v_o}{v_d(t)} = \frac{V_o}{\sqrt{2}V_s|\sin(\omega t)|}$$

When  $\omega t = k\pi + \pi/2$ ,  $T_{vv}(\omega t)$  is minimum;

When  $\omega t = k\pi$ ,  $T_{vv}(\omega t) \rightarrow \infty$ , need boost function


Converter to reduce the distortion at near zero-crossing:

Boost, Buck-boost, cuk, flyback, etc.


2, The input current  $i_{in}(t)$  is in phase with  $v_{grid}(t)$ :

$$i_{in}(t) = A \cdot V_s|\sin(\omega t)|$$


3, Output voltage is controllable by adjusting the input current magnitude.





Basic Control Diagram



Stage I: switch Q is on.  
Inductor is charging




Stage II: switch Q is off.  
Inductor is discharging




- 1, The output is the DC voltage with small ripples. Boost function to reduce the distortion at near zero-crossing.
- 2, The input current  $i_{in}(t)$  is in phase with  $v_{grid}(t)$ :  $i_{in}(t) = A \cdot V_s |\sin(\omega t)|$
- 3, Output voltage is controllable by adjusting the input current magnitude.

Duty cycle of a boost PFC converter: in one switching cycle, the average voltage on inductor is zero:

$$D(t) = 1 - \frac{\sqrt{2}V_s |\sin(\omega t)|}{V_o}$$



Measured Efficiency for 400W conventional PFC  
@ 230Vin



Two rectified diodes are always connected in series in the circuit,  
For a 230V/400W power supply as an example:


$$P_{con\_D1,2} = 2 \frac{2\sqrt{2}}{\pi} I_s V_f = \frac{2\sqrt{2}}{\pi} \times 1.77A \times 1V = 3.19W$$

$\frac{3.19W}{400W} \times 100\% = 0.8\%$  efficiency loss in the rectified diode bridge.

At low line condition, the loss will be doubled.  
If the conduction loss is saved, the efficiency could be 99% at high line.




# AC-DC PFC Converter





Topology	Diode Bridge Boost PFC	MOSFET Bridge Boost PFC	CRM Bridgeless Totem Pole PFC		CCM Bridgeless Totem Pole PFC
			Single Leg	Interleaved	
Efficiency (high line)	98.2%	98.8%	99 %	> 99%	> 99%
Power level	Mid	Mid to High	Low	Mid	High
Issue	High Power Loss	Low Surge Tolerance	High EMI	Complex Ctrl	
Components Count	Mid	Very High	Low	High	Low






# Bridgeless PFC Topology I



Adding diodes on DC side




At positive half cycle,  $V_{gn}$  is constant and there is no common mode noise;  
At negative half cycle,  $V_{gs}$  is switching between  $V_{PGND}$  and  $V_o$ , common mode noise will be seen.



When active switching Q is on,  $V_{gn}$  is  $V_o/2$ , when diodes are conducting,  $V_{gn}$  is tie to GND or  $V_o$ . The votlage change reduces from  $V_o$  to  $V_o/2$


Add two diodes D3, D4 on AC side and one more inductor.




No common mode noise issue.

In Positive half cycle

Q1 is on




Q1 is off




In Negative half cycle



Q2 is on





Q2 is off





# Bridgeless PFC Topology IV-Totem Pole PFC



In Positive half cycle




In Negative half cycle




Parameter	TP65H035G4WS	IPB60R040CFD7
ID	46.5 A (Continuous)	50 A (for D=0.75)
Ron	41 mΩ	40 mΩ
Qg	22 nC	108 nC
Eoss(400V)	17 uJ	12.5 uJ
Qrr	150 nC (1A/ns)	1.76 uC (0.1A/ns)

Table 1: Comparison of GaN HEMT with equivalent CoolMOS IPB60R040CFD7




D1, D2 are replaced by MOSFETs S1 and S2,  
The conduction loss is reduced.

$V_f\text{\_Diode}=1\text{V}$ ,  $R_{ds(on)}\text{\_MOSFET}=20\text{m}\Omega$




Q1 is on: Q1, S1 conducting  
Q1 is off: Q2, S1 conduction  
No Diode  $V_f$  drop.

Conventional Diode Bridge PFC




Q1 is on: D1, Q1, D4 conducting  
Q1 is off: D1, D4, D conducting







- 1. Input voltage sensing, AC polarity detection
- 2. Input current and DC bus voltage sensing
- 3. GaN HEMT and SR MOSFET power stage
- 4. Inrush thermistor at Start-up
- 5. DSP control card interface

## Control and driving circuit for traditional PFC




## Control and driving circuit for Totem Pole PFC






## 2. Input current and DC bus voltage sensing








## 4. Inrush thermistor and bypass Diode at Start-up



- 1, When AC grid voltage is connected, DC bus capacitor will be pre-charged through NTC and D1, D2;
- 2, Relay is closed to bypass the NTC, and DC bus voltage increases to peak of the grid voltage;
- 3, PFC controller start to work. Q1 and Q2 will operate in PWM mode at positive half cycle.



# Totem Pole PFC using Transphorm GaN FETs

## 4 kW Bridgeless Totem-Pole: TDTTP4000W066C

Transphorm SuperGaN™ and Microchip dsPIC33CK


Test Setup and Conditions	
Evaluation Kit	TDTTP4000W066C-KIT
Operating frequency	66 kHz
Input voltage	85 V <sub>ac</sub> to 265 V <sub>ac</sub>
Output voltage	387 V <sub>dc</sub> ±5 V <sub>dc</sub> (programmable)
Digital power PIM	dsPIC33CK256MP506
GaN device	TP65H035G4WS
Gate resistor	30 Ω
Gate ferrite bead	200 Ω @ 100MHz
Snubber circuit	Not required
Deadtime	Programmable

Digital Controller: Microchip  
dsPIC33CK




Available at:






## 4 kW Totem-Pole Efficiency Sweep Results

Transphorm SuperGaN™ and Microchip dsPIC33CK





# Vo ripples @ full load




Low line 115V, 2kW full load

CH1:  $I_{in\_rms} = 18.1A$

CH2:  $V_{o\_ripple} = 9.8V$  (2.5%)

$V_{o\_ripple+noise} = 12.8V$



High line 230V, 4kW full load

CH1:  $I_{in\_rms} = 17.7A$


CH2:  $V_{o\_ripple} = 16.2V$  (4.2%)

$V_{o\_ripple+noise} = 17.6V$


$C_o = 2250\mu F$ ;  
 $T_{holdup} = 15ms$ ;  
 $\Delta V < 5\%V_o = 19.3V$

$I_{corms} = 10.434A$  (4kW)

4x 470μF, 2.82A Capacitors.



High Side switch to 34.4A




Low Side switch to 35.6A

# Estimated Efficiency with 200kHz Switching



Add small loose inductor L6 to reduce the PFC inductor self-resonance noise peak.




Add 15  $\Omega$  Rg to slow down the switching speed to reduce high frequency noise.

Use high permeability nano crystalline core to replace ferrite CM choke for lower copper loss and higher Lcm.


**Meet EN 55022 Class A**

Test conditions:  $V_{in}$ = 115V,  $V_o$ =385V,  $P_o$ = 1050W



THDi\_115V < 5%;

THDi\_230V < 5% (@>25% Load)







Thank you!

transphorm

Highest Performance, Highest Reliability GaN

