



**MICROCHIP**

---

*Regional Training Centers*

Microchip Ethercat

LAN9252

基礎設計流程

# 參考資料

- **LAN9252 網頁**
- **SSC Help link**
  - ◆ **Application Note ET9300 (EtherCAT Slave Stack Code)**
  - ◆ **EtherCAT Slave Design Quick Guide**
- **EtherCAT Communication**
- **TWINCAT user manual**
- **MPLABX and PIC kit 3 user manual**
- **LAN9252 SDK application note**
- **Microchip 《LAN9252 数据手册》**
- **Microchip 《EVB-LAN9252-HBI 评估板用户指南》**
- **Microchip 《PIC32MX 数据手册》**
- **Microchip 《LAN9252 EEPROM 配置和编程》**

# 課程內容 (Agenda)

- **LAN9252介紹**
- **TWINCAT 端的設定/MASTER端網卡尋找**
- **PDO mapping excel and SSC flow**
- **EEPROM programming**
- **MPLABX 流程**
- **PLC Structure text code basic**
- **UART/MIO/ADC application**
- **APPL\_ application code briefing**
- **Hand on**
- **Q&A , dismiss**

# 不包含以下項目 (T.B.D)

- **Mail box /SDO application (XOE)**
  - ◆ EOE, SOE, FOE, VOE application
- **Hardware FX application**
- **Deep HBI mode operation (porting to other SOC)**
- **Advance application**
  - ◆ FSOE
  - ◆ MCM
  - ◆ Power quality distribution
  - ◆ Motion control
- **如果課堂上LAB沒做完/沒時間做 請連繫代理商FAE**



# MICROCHIP

## *Regional Training Centers*

### LAN9252介紹

TWINCAT 端的設定/MASTER端網卡尋找  
PDO mapping excel and SSC flow  
EEPROM programming  
MPLABX 流程  
PLC Structure text code basic  
UART/MIO/ADC application  
APPL\_ application code briefing  
Hand on  
Q&A , dismiss

# Before we start

- 你是否有 (ETG) 帳號 你必須有這個帳號去獲得設計工具 **Check if you have ETG account to access ETG database to get all tool set and document**
- Application contact →  
[https://www.ethercat.org/en/membership\\_application.html](https://www.ethercat.org/en/membership_application.html)
- 準備好 **SSC tool and TWINCAT in this course**
- 準備好 **MPLAB X tooling set**
- **An HBI-EVB is encourage to have via M-direct**

# About LAN9252

## Target Applications

- Motor Motion Control
- Process / Factory Automation
- Sensors
- Robotics


Commercial (0 to +85C)  
Industrial (-40 to +85C) and  
Extended temp. (-40 to +105C)  
supported

## Features




- **2/3-port EtherCAT® slave controller**
  - 3 Field Bus Memory management Units
  - 4 Sync managers
- **Interfaces to most 8/16/32-bit embedded controllers**
  - 8/16 bit Asynchronous interface
  - SPI/SQI up to 80 MHz (PIC32MZ)
- **Dual integrated 10/100 PHY's**
  - Auto-MDIX
- **Cable Diagnostics Open, Short, Cable length detection**
- **Low power mode**
- **1.6V to 3.6V variable I/O voltage**
- **IEEE 802.3u 100Base-FX Fiber Interface**
- **Integrated 1.2V regulator enables single 3.3V supply**
- **LAN9252: 64-pin QFN / TQFP-EP**

# LAN9252 ESC Architecture


- LAN9252 is the ESC with 2 internal PHYs




# Simple design flow



# EtherCAT – Application Layer




# ESC Components




**Figure 7: Mapping Example of Process Data with FMMU**

# EtherCAT®:Network Architecture



# Ethercat 的狀態機

- **ETHERCAT**有下列幾種狀態
  - ◆ INIT, PRE-OP, OP, Safe-OP
  - ◆ PDO的模式 只有OP mode 才是正常的
  - ◆ SDO可在PRE-OP and Safe OP 運作
- 在**TWINCAT**中,常利用狀態機來判斷從站是否正常工作





# MICROCHIP



---

## *Regional Training Centers*


### LAN9252介紹

### Application (other than robot)




# System view




# Wave maker machine



# MCM



<http://timestranscript.canadear.com/gallery>



<http://www.virginia.edu/romac/>



[kes.bham.sch.uk](http://kes.bham.sch.uk)




[allworldcars.com](http://allworldcars.com)




© SmartSignal Corporation 2009


# Fail safe over Ethercat



# Technology demonstration for a Smart Factory ID4.0



# Performing art/ Theater



特殊应用



动力学雨, 新加坡, MKT AG and ART+COM AG, 德国  
提供的控制组件:  
工业PC  
■ 7台 C6525 工业PC  
I/O  
■ EtherCAT 桥合器 EK1100 和  
■ EtherCAT 端子模块  
运动控制  
■ 1216 个伺服端子模块 EL7201  
■ 1216 个带制动的伺服电机  
AM3121  
自动化软件  
■ TwinCAT NC PTP  
■ TwinCAT NC 凸轮控制

主题公园 / 4D 电影院



4D/5D 特效, Alterface S.A., 比利时  
提供的控制组件:  
I/O  
■ EtherCAT 桥合器 EK1100 和  
■ EtherCAT 扩展桥合器 EK1110 和  
■ EtherCAT I/O 端子模块 (数字量和  
模拟量)  
■ EtherCAT 安全端子模块  
自动化软件  
■ TwinCAT PLC  
■ TwinCAT I/O

体育场



Allianz Arena  
■ 安联足球场外立面幕墙照明控制和楼宇自动化, 慕尼黑, 德国, VA Tech Elin EBG, 奥地利

楼宇自动化



德国博物馆, 德国  
提供的控制组件:  
工业 PC  
■ 控制板式工业 PC CS102  
■ CX1000 嵌入式控制器  
I/O  
■ 以太网总线耦合器 BC9000 和总线  
端子模块  
自动化软件  
■ TwinCAT PLC



# MICROCHIP

---


## *Regional Training Centers*

### LAN9252介紹

### EVB


## LAN9252- DIG-IO Interface

### 2-Port EtherCAT Slave Controller with DIGIO Interface





# Starter Kit PIC32 + LAN9252

## 2-Port ESC with Integrated EtherCAT PHY's & PIC32MX uC I/F



# Beckhoff's EL9800 EVB





Regional Training  
Centers


## Starter Kit LAN9252 for Explorer 16

- Evaluate with PIC24 and dsPIC33F platform



# LAN9252 EVB

## 3-Port ESC with Integrated Ethernet PHYs -w\ SPI/SQI uC Interface



### 14.0 CHIP MODE CONFIGURATION


The mode of the chip is controlled by the [chip\\_mode\\_strap\[1:0\]](#) (CHIP\_MODE1/CHIP\_MODE0) hard-strap as follows:

TABLE 14-1: CHIP MODE SELECTION

CHIP_MODE[1:0]	Mode
00	2 port mode. Port 0 = PHY A, Port 1 = PHY B
01	RESERVED
10	3 port downstream mode. Port 0 = PHY A, Port 1 = PHY B, Port 2 = MII
11	3 port upstream mode. Port 0 = MII, Port 1 = PHY B, Port 2 = PHY A

Once the mode of the chip is selected, the Process Data Interface (PDI) in use is selected by the PDI Control Register (0x0140). The valid choices are as follows:

# 3 port Connection



## 14.0 CHIP MODE CONFIGURATION


The mode of the chip is controlled by the [chip\\_mode\\_strap\[1:0\]](#) (CHIP\_MODE1/CHIP\_MODE0) hard-strap as follows:

TABLE 14-1: CHIP MODE SELECTION

CHIP_MODE[1:0]	Mode
00	2 port mode. Port 0 = PHY A, Port 1 = PHY B
01	RESERVED
10	3 port downstream mode. Port 0 = PHY A, Port 1 = PHY B, Port 2 = MII
11	3 port upstream mode. Port 0 = MII, Port 1 = PHY B, Port 2 = PHY A

Once the mode of the chip is selected, the Process Data Interface (PDI) in use is selected by the PDI Control Register (0x0140). The valid choices are as follows:

Mode =10




Mode =11




# LAN9252 EVB

4-Port ESC with Integrated Ethernet PHYs -w\ SPI/SQI uC Interface




# 4 port Connection

Downstream Mode = 10




EtherCAT®




**MII\_LINK = 0 when MII\_LINKPOL = 0**  
**MII\_LINK = 1 when MII\_LINKPOL = 1**


FIGURE 12-6: ETHERCAT BACK-TO-BACK MII CONNECTION



Mode =10



Mode =11





# MICROCHIP

---

## *Regional Training Centers*

### LAN9252介紹

### DC 與同步

# DC 與同步

- 分散時鐘 (DC) 主要是將每一個從站的系統時鐘調整一致，通常第一個從站當作是**Reference clock**
- DC提供以下功能
  - 系統時間：從2000.1.1+500年(64 bit @ “ns” ) Or 4.2S (32bit @ “ns” )
  - 參考時鐘
  - 本地時鐘drift, compensation, wire delay offset ..
- 同步是將每一個從站彼此間的**OUTPUT/ INPUT**進行
  - 沒有同步→Free Run
  - 有 Jitter 的同步→Sync to Sync manager
  - 精密的同步→ Sync to DC

# LATCH/SYNC Signal Definition

**SYNC/LATCH are multiplexed on the same pin .**

## LATCH


- The EtherCAT Core provides two input pins (LATCH0 and LATCH1) which are used for time stamping of external events.
- Both rising edge and falling edge time stamps are recorded.
- These pins are shared with the SYNC0 and SYNC1 output pins, which are used to indicate the occurrence of time events

## SYNC

- The SYNC0 and SYNC1 states can be mapped into the State of DC SYNC0 and State of DC SYNC1 bits of the AL Event Request Register.
- The SYNC0 and SYNC1 pulse length is controlled via the Pulse Length of SyncSignals Register.


# Synchronization with SOC

- Synchronization with Distributed Clock
  - Local application in  $\mu$ C can be triggered by PDI IRQ or polling the SM-Event Register
  - Setting of Outputs or latching of inputs shall be triggered by Sync0-Signal from ESC




# Synchronization with SOC

1. Sync 0 Event is used for Synchronization
2. output process data mapping is triggered by the SM2 event
3. ECAT\_Application to set the output values




# Synchronization- Disabled

- With Sync disabled, outputs valid from each slave at **different time**.





# Synchronization- Enabled

- With Sync enabled, outputs valid from each slave at **same time**.
- Precise synchronization** achieved between all slaves (<<1us)



# Enable DC

- 在SSC內設定
- 在TWINCAT內也必須設定





# MICROCHIP

---

## *Regional Training Centers*

### LAN9252介紹

### Hardware注意事項

# LAN9252 : PDI Interfaces

- **Digital I/O Mode (DIGIO)**
  - Supports 16 digital I/O's
    - 16 Inputs
    - 16 Outputs
    - Mixed Inputs/Outputs
    - 16 Bi-directional
  - Provides six control signals for Handshake
- **Microcontroller Mode**
  - Supports HBI 8/16 bit parallel bus interface
  - Supports SPI/SQI modes.

# 不同PDI的選定

- 透過EEPROM或暫存器設定

TABLE 2: ESC EEPROM CONFIGURABLE REGISTERS

Register	Bits	EEPROM Word / [Bits]
<b>BYTE 0</b> PDI Control Register (0x0140)	[7:0] Process Data Interface	0 / [7:0]

## 12.14.24 PDI CONTROL REGISTER

Offset: 0140h Size: 8 bits

Bits	Description	ECAT Type	PDI Type	Default
7:0	<b>Process Data Interface</b>  04h: Digital I/O 80h: SPI 88h: HBI Multiplexed 1 Phase 8-bit 89h: HBI Multiplexed 1 Phase 16-bit 8Ah: HBI Multiplexed 2 Phase 8-bit 8Bh: HBI Multiplexed 2 Phase 16-bit 8Ch: HBI Indexed 8-bit 8Dh: HBI Indexed 16-bit Others: RESERVED	RO	RO	00h <a href="#">Note 10</a>

**Note 10:** The default value of this field can be configured via EEPROM. Refer to [Section 12.8, "EEPROM Configurable Registers," on page 201](#) for additional information.


# 不同PDI間的 pin assignment

Pin Number	HBI Indexed Mode Pin Name	HBI Multiplexed Mode Pin Name	Digital I/O Mode Pin Name	SPI with GPIO Mode Pin Name	SPI with MII Mode Pin Name
1	OSCI				
2	OSCO				
3	OSCVDD12				
4	OSCVSS				
5	VDD33				
6	VDDCR				
7	REG_EN				
8	ENLOSEN				
9	FXSDA/FXLOSA/ <u>FXSDENA</u>				
10	FXSDB/FXLOSB/ <u>FXSDENE</u>				
11	RST#				
12	D2	AD2	SOF	SIO2	
13	D1	AD1	EOF	SO/SIO1	
14	VDDIO				
15	D14	AD14	DIGIO8	GPI8/GPO8	MII_TXD3/ <u>TX_SHIFT1</u>
16	D13	AD13	DIGIO7	GPI7/GPO7	MII_TXD2/ <u>TX SHIFT0</u>
17	D0	AD0	WD_STATE	SI/SIO0	
18	SYNC1/LATCH1				
19	D9	AD9	LATCH_IN	SCK	
20	VDDIO				
21	D12	AD12	DIGIO6	GPI6/GPO6	MII_TXD1
22	D11	AD11	DIGIO5	GPI5/GPO5	MII_RXD0
23	D10	AD10	DIGIO4	GPI4/GPO4	MII_TXEN
24	VDDCR				
25	A1	ALELO	OE_EXT	-	MII_CLK25
26	A3	-	DIGIO11	GPI11/GPO11	MII_RXDV
27	A4	-	DIGIO12	GPI12/GPO12	MII_RXD0
28	CS		DIGIO13	GPI13/GPO13	MII_RXD1
29	A2	ALEHI	DIGIO10	GPI10/GPO10	<u>LINKACTLED2/</u> <u>MII_LINKPOL</u>
30	WR/ENB		DIGIO14	GPI14/GPO14	MII_RXD2

Pin Number	HBI Indexed Mode Pin Name	HBI Multiplexed Mode Pin Name	Digital I/O Mode Pin Name	SPI with GPIO Mode Pin Name	SPI with MII Mode Pin Name		
31	RD/RD_WR						
32	VDDIO						
33	A0/D15	AD15	DIGIO9	GPI9/GPO9	MII_RXER		
34	SYNC0/LATCH0						
35	D3	AD3	WD_TRIG	SIO3			
36	D6	AD6	DIGIO6	GPI6/GPO6	MII_RXCLK		
37	VDDIO						
38	VDDCR						
39	D7	AD7	DIGIO1	GPI1/GPO1	MII_MDC		
40	D8	AD8	DIGIO2	GPI2/GPO2	MII_MDIO		
41	TESTMODE						
42	EESDA/TMS						
43	EESCL/TCK						
44	IRQ						
45	RUNLED/E2PSIZE						
46	LINKACTLED1/TDI/ <u>CHIP_MODE1</u>						
47	VDDIO						
48	LINKACTLED0/TDO/ <u>CHIP_MODE0</u>						
49	D4	AD4	DIGIO3	GPI3/GPO3	MII_LINK		
50	D5	AD5	OUTVALID	SCS#			
51	VDD33TXRX1						
52	TXNA						
53	TXPA						
54	RXNA						
55	RXPA						
56	VDD12TX1						
57	RBIAS						
58	VDD33BIAS						
59	VDD12TX2						
60	RXPB						
61	RXNB						
62	TXPB						
63	TXNB						
64	VDD33TXRX2						
Exposed Pad	VSS						

# Hardware 注意事項

- 最近debug 板子 有兩個注意事項
  - ◆ Thermal pad 忘記接地, if not → VDDCR = 1.6V and RST keep cycling.
  - ◆ EEPROM應該選512 byte, E2PSIZE → Hi



# Power connection

FIGURE 4-1: POWER CONNECTIONS - REGULATORS ENABLED






FIGURE 4-2: POWER CONNECTIONS - REGULATORS DISABLED



# PHY/Magnetic/RJ45



Locate the four 49.9 ohm differential terminations close to the LAN9252

Locate these three resistors and two caps close to the magnetics

Locate all these components close to the RJ45 connector

# RST circuit

FIGURE 18-4: RST# PIN CONFIGURATION STRAP LATCHING TIMING

Configuration data  
should be ready after  
Power into V<sub>opp</sub> +  
15ms (max)





TABLE 18-10: RST# PIN CONFIGURATION STRAP LATCHING TIMING VALUES

Symbol	Description	Min	Typ	Max	Units
$t_{purstd}$	External power supplies at operational level to RST# deassertion	25			ms
$t_{rstia}$	RST# input assertion time	200	-	-	μs
$t_{css}$	Configuration strap pins setup to RST# deassertion	200	-	-	ns
$t_{csh}$	Configuration strap pins hold after RST# deassertion	10	-	-	ns
$t_{odad}$	Output drive after deassertion	3	-	-	us

**Note:** The clock input must be stable prior to RST# deassertion.

**Note:** Device configuration straps are latched as a result of RST# assertion. Refer to Section 6.2.1, "Chip-Level Resets," on page 39 for details.

**Note:** Configuration strap latching and output drive timings shown assume that the Power-On reset has finished first otherwise the timings in Section 18.6.4, "Power-On and Configuration Strap Timing" apply.

# Crystal spec

TABLE 18-12: CRYSTAL SPECIFICATIONS

PARAMETER	SYMBOL	MIN	NOM	MAX	UNITS	NOTES
Crystal Cut			AT, typ			
Crystal Oscillation Mode			Fundamental Mode			
Crystal Calibration Mode			Parallel Resonant Mode			
Frequency	$f_{\text{fund}}$	-	25.000	-	MHz	
802.3 Frequency Tolerance at 25°C	$f_{\text{tol}}$	-	-	$\pm 40$	ppm	Note 27
802.3 Frequency Stability Over Temp	$f_{\text{temp}}$	-	-	$\pm 40$	ppm	Note 27
802.3 Frequency Deviation Over Time	$f_{\text{age}}$	-	$\pm 3$ to 5	-	ppm	Note 28
802.3 Total Allowable PPM Budget		-	-	$\pm 50$	ppm	Note 29
EtherCAT Frequency Tolerance at 25°C	$f_{\text{tol}}$	-	-	$\pm 15$	ppm	Note 30
EtherCAT Frequency Stability Over Temp	$f_{\text{temp}}$	-	-	$\pm 15$	ppm	Note 30
EtherCAT Frequency Deviation Over Time	$f_{\text{age}}$	-	$\pm 3$ to 5	-	ppm	Note 28
EtherCAT Total Allowable PPM Budget		-	-	$\pm 25$	ppm	Note 31
Shunt Capacitance	$C_0$	-	-	7	pF	
Load Capacitance	$C_L$	-	-	18	pF	
Drive Level	$P_w$	300 Note 32	-	-	$\mu W$	
Equivalent Series Resistance	$R_1$	-	-	100	$\Omega$	
Operating Temperature Range		Note 33	-	Note 34	°C	
OSCI Pin Capacitance		-	3 typ	-	pF	Note 35
OSCO Pin Capacitance		-	3 typ	-	pF	Note 35

The minimum drive level requirement PW is reduced to 100 uW with the addition of a  $500 \Omega$  series resistor, if  $C_O < 5 \text{ pF}$ ,  $C_L < 12 \text{ pF}$  and  $R_1 < 80 \Omega$ . Else, it should follow 300uW


maximum allowable values for frequency tolerance and frequency stability are application dependent. Since any particular application must meet the EtherCAT  $\pm 25$  ppm Total PPM Budget, the combination of these two values must be approximately  $\pm 15$  ppm (allowing for aging).

# Hardware note

- Crystal :25ppm
- Suggest to put “RUN” LED on PCB
- port 0 (pin 48) never be an unused port
- Slaves communicate without SII EEPROM / invalid SII EEPROM content is possible but need specify PDI configuration (EEPROM offset 0) for correct PDI W/R

# 困擾的LED問題

- 很多客戶詢問EVB LED問題




# LED application note

- All LED are share pin with another strap function. This strapping function works only when chip change from Rest→ Normal
- 9252, 2 PHY(PHY A,B) and 3 logic port (Port 0,1,2)
- 4 LED pins in LAN9252
  - ◆ Pin 29:LINKACTLED2/MII\_LINKPOL→ Port 2 status
  - ◆ Pin 45:RUNLED/E2PSIZE
  - ◆ Pin 46:LINKACTLED1/Chip\_Mode1→ Port 1 status
  - ◆ Pin 48:LINKACTLED0/Chip\_Mode0 → Port 0 status
- External PHY LED can be controlled either LAN9252 or PHY it's self

# LED application note

- 先決定 strapping function
- 由strapping function 決定LED 是active hi or low
- Active hi , low circuit as following



# LED application note for 3 port

- **Chip\_mode** 在不同設定下的意義
- **Modes**
  - ◆ **For Modes [00] & [10]** :  
Port 0 is connected to Phy A  
**Port 1 is connected to Phy B**  
Port 2 is connected to the MII channel
  - ◆ **For Mode [11]**:  
Port 0 is connected to the MII channel  
**Port 1 is connected to Phy B**  
Port 2 is connected to Phy A
- **Pins**
  - ◆ Pin 29:LINKACTLED2/MII\_LINKPOL → Port 2 status
  - ◆ Pin 45:RUNLED/E2PSIZE
  - ◆ Pin 46:LINKACTLED1/Chip\_Mode1 → Port 1 status
  - ◆ Pin 48:LINKACTLED0/Chip\_Mode0 → Port 0 status



## 14.0 CHIP MODE CONFIGURATION

The mode of the chip is controlled by the `chip_mode_strap[1:0]` (CHIP\_MODE1/CHIP\_MODE0) hard-strap as follows:

TABLE 14-1: CHIP MODE SELECTION


CHIP_MODE[1:0]	Mode
00	2 port mode. Port 0 = PHY A, Port 1 = PHY B
01	RESERVED
10	3 port downstream mode. Port 0 = PHY A, Port 1 = PHY B, Port 2 = MII
11	3 port upstream mode. Port 0 = MII, Port 1 = PHY B, Port 2 = PHY A

Once the mode of the chip is selected, the Process Data Interface (PDI) in use is selected by the PDI Control Register (0x0140). The valid choices are as follows:

接LED active/h/l circuit



PHY B      PHY A






# Example

- Normal two port, chip\_mode:00

Management/LED Polarity Strap

Signal Name	Logic	Connector	LED Polarity Strap
MNGT0	0	J4,J7 (2&3)	The LED is set as active high.
	1	J4,J7 (1&2)	The LED is set as active low,
MNGT1	0	J5,J8 (2&3)	The LED is set as active high.
	1	J5,J8 (1&2)	The LED is set as active low,



LED Output Signal from LAN9252 is Active High



# MICROCHIP

---

## *Regional Training Centers*

### LAN9252介紹

**SPI porting notice  
(from ET1100 to LAN9252)**

# LAN9252 Register Access from PDI

## EtherCAT CSR and Process Data RAM Access:

- The EtherCAT CSRs provide register level access to the various parameters of the EtherCAT Core.
- EtherCAT related registers can be classified into two main categories based upon their method of access:
  - Directly Accessible
  - indirectly accessible
- These registers provide data/command registers (for access to the indirect EtherCAT Core registers).
- **All EtherCAT core registers are indirectly accessible registers.**

# Directly Accessible Registers

Address	Register Name (Symbol)
000h-01Ch	EtherCAT Process RAM Read Data FIFO (ECAT_PRAM_RD_DATA)
020h-03Ch	EtherCAT Process RAM Write Data FIFO (ECAT_PRAM_WR_DATA)
050h	Chip ID and Revision (ID_REV)
054h	Interrupt Configuration Register (IRQ_CFG)
058h	Interrupt Status Register (INT_STS)
05Ch	Interrupt Enable Register (INT_EN)
064h	Byte Order Test Register (BYTE_TEST)
074h	Hardware Configuration Register (HW_CFG)
084h	Power Management Control Register (PMT_CTRL)
08Ch	General Purpose Timer Configuration Register (GPT_CFG)
090h	General Purpose Timer Count Register (GPT_CNT)
09Ch	Free Running 25MHz Counter Register (FREE_RUN)
<b>Reset Register</b>	
1F8h	Reset Control Register (RESET_CTL)

Address	Register Name (Symbol)
000h-01Ch	EtherCAT Process RAM Read Data FIFO (ECAT_PRAM_RD_DATA)
020h-03Ch	EtherCAT Process RAM Write Data FIFO (ECAT_PRAM_WR_DATA)
300h	EtherCAT CSR Interface Data Register (ECAT_CSR_DATA)
304h	EtherCAT CSR Interface Command Register (ECAT_CSR_CMD)
308h	EtherCAT Process RAM Read Address and Length Register (ECAT_PRAM_RD_ADDR_LEN)
30Ch	EtherCAT Process RAM Read Command Register (ECAT_PRAM_RD_CMD)
310h	EtherCAT Process RAM Write Address and Length Register (ECAT_PRAM_WR_ADDR_LEN)
314h	EtherCAT Process RAM Write Command Register (ECAT_PRAM_WR_CMD)

# CSR access

- To perform a read/write of an individual EtherCAT Core register, the read cycle must be initiated by performing a single write to the EtherCAT CSR Interface Command Register (ECAT\_CSR\_CMD) with the CSR Busy (CSR\_BUSY) bit set, the CSR Address (CSR\_ADDR) field set to the desired register address, the Read/Write (R\_nW) bit set and the CSR Size (CSR\_SIZE) field set to the desired size.
- Valid data is available for reading when the CSR Busy (CSR\_BUSY) bit is cleared, indicating that the data can be read from the EtherCAT CSR Interface Data Register (ECAT\_CSR\_DATA).
- Valid data is always aligned into the lowest bits of the EtherCAT CSR Interface Data Register (ECAT\_CSR\_DATA).

Address	Register Name (Symbol)
000h-01Ch	EtherCAT Process RAM Read Data FIFO (ECAT_PRAM_RD_DATA)
020h-03Ch	EtherCAT Process RAM Write Data FIFO (ECAT_PRAM_WR_DATA)
300h	EtherCAT CSR Interface Data Register (ECAT_CSR_DATA)
304h	EtherCAT CSR Interface Command Register (ECAT_CSR_CMD)
308h	EtherCAT Process RAM Read Address and Length Register (ECAT_PRAM_RD_ADDR_LEN)
30Ch	EtherCAT Process RAM Read Command Register (ECAT_PRAM_RD_CMD)
310h	EtherCAT Process RAM Write Address and Length Register (ECAT_PRAM_WR_ADDR_LEN)
314h	EtherCAT Process RAM Write Command Register (ECAT_PRAM_WR_CMD)

# Porting from ET1100 to AN9252

- **Refer to AN1907**
- **Two type of connection is possible**
  - ◆ HBI
    - Synchronous mode is not supported in LAN9252, only async mode support
    - LAN9252 can be configured as 8-bit indexed mode
    - LAN9252 can be configured as 16-bit indexed mode (A0 pin is not used)
  - ◆ SPI (Dual, Quad SPI not support), always as slave


# SPI command format in LAN9252

TABLE 10-1: SPI INSTRUCTIONS

Instruction	Description	Bit width Note 1	Inst. code	Addr. Bytes	Dummy Bytes	Data bytes	Max Freq.
Configuration							
EQIO	Enable SQI	1-0-0	38h	0	0	0	80 MHz
RSTQIO	Reset SQI	1-0-0	FFh	0	0	0	80 MHz
Read							
READ	Read	1-1-1	03h	2	0	4 to $\infty$	30 MHz
FASTREAD	Read at higher speed	1-1-1	0Bh	2	1	4 to $\infty$	80 MHz
SDOR	SPI Dual Output Read	1-1-2	3Bh	2	1	4 to $\infty$	80 MHz
SDIOR	SPI Dual I/O Read	1-2-2	BBh	2	2	4 to $\infty$	80 MHz
SQOR	SPI Quad Output Read	1-1-4	6Bh	2	1	4 to $\infty$	80 MHz
SQIOR	SPI Quad I/O Read	1-4-4	EBh	2	4	4 to $\infty$	80 MHz
Write							
WRITE	Write	1-1-1	02h	2	0	4 to $\infty$	80 MHz
SDDW	SPI Dual Data Write	1-1-2	32h	2	0	4 to $\infty$	80 MHz
SDADW	SPI Dual Address / Data Write	1-2-2	B2h	2	0	4 to $\infty$	80 MHz
SQDW	SPI Quad Data Write	1-1-4	62h	2	0	4 to $\infty$	80 MHz
SQADW	SPI Quad Address / Data Write	1-4-4	E2h	2	0	4 to $\infty$	80 MHz

# Connection


Serial and FAST READ/WRITE



DUAL O/P and DUAL I/O READ/WRITE




SQI,QUAD O/p and QUAD I/O READ/WRITE




# An example : single Write

## LAN9252 : EtherCAT Control/Status registers Write



# SPI M-write

## Process RAM READ



Multiple register (increment address) write method

byte0	byte1	byte2	Byte3..6	Byte7..10
CMD	adr	adr	Data (4byte)	Data (4byte)
Set	Set Addr = 4308h	Set Length + Start Address (in 308h)		Set
				RCMD.31 = 1 (in 30Ch)

Single register Read method

byte0	byte1	byte2	Byte3..6
CMD	adr	adr	Data (4byte)
Set	Read		
Addr = 30Ch	RCMD.0=1		RCMD.12:8 = 2 (for 8 bytes) (from 30Ch)


Multiple register Read method

byte0	byte1	byte2	Byte3..6	Byte7..10
CMD	adr	adr	Data (4byte)	Data (4byte)
Set	Read	Read		
Addr = 0h	First 4 byte	Second 4 byte		

### Note1:


- R\_ADR\_LEN = EtherCAT Process RAM Read Address and Length Register (Address = 308h)
- RCMD = EtherCAT Process RAM Read Command Register (Address = 30Ch)

# Waveform



# Interrupt configuration

- @ 9252\_HW.C
- {
- //IRQ enable,IRQ polarity, IRQ buffer type in Interrupt Configuration register.
- //Wrte 0x54 - 0x00000101
- //Write in Interrupt Enable register
- //Write 0x5c - 0x00000000
- //Read Interrupt Status register (register are read and clear)
- //Read 0x58.
- }





# MICROCHIP

---

## *Regional Training Centers*

### LAN9252介紹

HBI porting notice  
(connect to other MCU like TI\_DSP  
in motion control)

# Available HBI Modes

## 1. **HBI Multiplexed Mode**

- **1 Phase 8-bit**
- **1-phase 16-bit**
- **2-phase 8-bit**
- **2-phase 16-bit**


## 2. **HBI Indexed Mode**

- **8-bit**
- **16-bit**


# HBI Multiplexed mode – Connections

- Connections between uController and LAN9252 for 1 Phase and 2 Phase Multiplexed modes are shown below


8-bit Multiplexed HBI mode: 1 Phase




8-bit Multiplexed HBI mode: 2 Phase



16-bit Multiplexed HBI mode : 1 Phase




16-bit Multiplexed HBI mode : 2 Phase



Note: The POLARITY of WR, RD, CS, ALELO and ALEHI can be CONTROLLED

# 1-Phase 8bit Multiplexed mode


- 4 cycles needed for 32 bit Data Read/Write
- ALELO is only used , ALEHI is not used for Address latching
- 16 AD lines are required in 1-Phase 8-bit mode
- Eg:“BYTE\_TEST” Offset : 064h, Default vale : 87654321



# 1-Phase 16bit Multiplexed mode


- 2 cycles needed for 32 bit Data Read/Write
- ALELO is only used , ALEHI is not used for Address latching
- Address0 is ignored and 1-bit Right shift is required by host
- Eg:“BYTE\_TEST” Offset : 064h, Default vale : 87654321

064h = 0000 0000 0110 0100  
 Right shift >> by 1bit  
 032h = 0000 0000 0011 0010



# 2-Phase 8bit Multiplexed mode


- 4 cycles needed for 32 bit Data Read/Write
- ALELO/ALEHI used for Address latching
- 8 AD lines are required in 2-Phase 8-bit mode, unlike 1-phase 8-bit
- Eg: "BYTE\_TEST" Offset : 064h, Default vale : 87654321



# 2-Phase 16bit Multiplexed Mode

- 2 cycles needed for 32 bit Data Read/Write
- ALELO/ALEHI used for Address latching
- Address0 is ignored and 1-bit Right shift is required by host
- Eg: "BYTE\_TEST" Offset : 064h, Default vale : 87654321

064h = 0000 0000 0110 0100  
Right shift >> by 1bit  
032h = 0000 0000 0011 0010





# MICROCHIP

---

## *Regional Training Centers*


### LAN9252介紹

ESI



# ESI overview

- **ESI** 詳細規範：**ETG.2000 S (R) V1.0.7**
- 以**XML**形式存在
- **ESI** 告訴主/從站 從站的架構為何
  - ◆ Vendor
  - ◆ Device group
  - ◆ Device
  - ◆ PDO mapping
  - ◆ FMMU/Sync manager information
- 用 **XMLNOTEPAD** 比較好觀察
- **SSC** 可以產生**ESI**
- 透過**TWINCAT or SSC**寫到**EEPROM**
- **MASTER** 端也必須有一份**ESI copy**

# Typical ESI format



# ESI PDO mapping




```
true
true
2
#x1601

GPIO_OUTPUTS process data mapping
```

---

```
#x7010
0
32
GPIO_OUTPUTS
UDINT
```




```
true
true
3
#x1A00

GPIO_INPUTS process data mapping
```

---

```
#x6000
1
32
ADC0
UDINT
```



# Example

- In 3 port application, the Physics need modify to enable MII

Table 90: Content description of PhysicsType

Element Name	Data Type	Use	Description
PhysicsType	xs:string	-	<p>Physic type of each port (MII or E-Bus).</p> <p>1st character: Physics of logical port 0 (=A)</p> <p>2nd character: Physics of logical port 1 (=B)</p> <p>3rd character: Physics of logical port 2 (=C)</p> <p>4th character: Physics of logical port 3 (=D)</p> <p>Allowed values:</p> <p>'Y': MII</p> <p>'H': MII - Fast Hot Connect</p> <p>'K': E-Bus (LVDS)</p> <p>' ': Port not used (blank character)</p> <p>Following blanks may be omitted, i.e. 'YY ' is equal to 'YY'.</p>



# MICROCHIP

## *Regional Training Centers*

### TWINCAT 端的設定/MASTER端網卡尋找 LAN9252介紹

PDO mapping excel and SSC flow  
EEPROM programming  
MPLABX 流程  
PLC Structure text code basic  
UART/MIO/ADC application  
APPL\_ application code briefing  
Hand on  
Q&A , dismiss

# TWINCAT3 (TC3)

- TC3 是本課程中之 “主站”
  - ◆ 有許多主站可選擇
  - ◆ TC3支援較多功能
  - ◆ 一般Debug 用TC3做功能確定
- 可至倍福官網下載
- TC3必須與相容的網卡一起工作
- 並收集所有從站之ESI, 置於特殊目錄

# 工作流程

- 打開 **TWINCAT XAE (VS2010)**




- 將ESI檔 (from SSC generated) Copy到  
**“C:\TwinCAT\3.1\Config\Io\EtherCAT”**

# 確認網卡相容性


- 檢查網卡是否相容
- 若不相容則將無法與從站通訊
- 必須把TCP/IP 設定**disable** 掉

# 確認網卡相容性




Select the Network adaptor and install the TwinCAT driver

# 確認網卡相容性




Once the TwinCAT driver is installed successfully, the driver is compatible with the TwinCAT master. Now the network adaptor will be moved to “Installed and ready to use devices”

# 網卡設定



# 若無法順利安裝

- Try BIOS setting in “security” → “virtualization” → enable



- 若還是無法連線 只好換網卡或電腦



# MICROCHIP

## *Regional Training Centers*

LAN9252介紹  
TWINCAT 端的設定/MASTER端網卡尋找

# PDO mapping excel and SSC flow

EEPROM programming  
MPLABX 流程  
PLC Structure text code basic  
UART/MIO/ADC application  
APPL\_ application code briefing  
Hand on  
Q&A , dismiss




# MICROCHIP

## *Regional Training Centers*

### PDO mapping excel and SSC flow

### PDO mapping concept

# PDO Excel 的重要性



# Entire flow

- **Excel PDO definition → Generate ESI & SRC for MPLAB X →**
  - ◆ SRC → Modify AAPL\_input, output and others mapping → MPLABX tool flow & programming
  - ◆ Put ESI(s) into TWINCAT → Run TWINCAT → Configure Device → Variable link to PLC → PLC ST programming

# Communication model




Figure 3: EtherCAT field bus communication layers

# PDO excel

Index	ObjectCode	SI	DataType	Name	Default	Min	Max	M/O/C	B/S	Access	rx/tx
<b>//0x6nnx Input Data of the Module (0x6000 - 0x6FFF)</b>											
0x6000	RECORD			Results						ro	
		1	UINT	Result 1						ro	tx
		2	UINT	Result 2						ro	tx
		3	BOOLEAN	Toggle						ro	tx
		4		pad_15							
<b>//0x7nnx Output Data of the Module (0x7000 - 0x7FFF)</b>											
0x7000	RECORD			Setpoint Values						ro	
		1	UINT	Value 1						rw	rx
		2	UINT	Value 2						rw	rx
<b>//0x8nnx Configuration Data of the Module (0x8000 - 0x8FFF)</b>											
0x8000	RECORD			Parameters						ro	
		1	INT	Inc 1						rw	

Table 21: PDO mapping and SM assign object generation



Index range	
0x2000 – 0x5FFF	Objects are added to the online and offline OD, but they are not added to the mapping objects
0x6FFF – 0x9FFF	<p>Mapping and Assign rules apply, e.g.</p> <p>0x6000 → 0x1A00 → 0x1C12:01            0x6010 → 0x1A01 → 0x1C12:02            0x6011 → 0x1A01            0x6020 → 0x1A02</p> <p>...</p> <p>0x7000 → 0x1600 → 0x1C13:01            0x7010 → 0x1601 → 0x1C13:02            0x7020 → 0x1602 → 0x1C13:03</p> <p>....</p>

# Application GPIO excel

Index	ObjectCode	SI	DataType	Name	Default	Min	Max	M/O/C	B/S	Access	rx/tx	CoeRead	CoeWrite	Description
//0x04xx			Units											
//0x8xx			Enums (0x0800 - 0xFFFF)											
//0x14nn			RxPDO Parameter (0x1400 - 0x15FF)											
//0x16nn			RxPDO Mapping (0x1600 - 0x17FF)   NOTE: if no RxPDO mapping object is defined the will be created automatically											
//0x18nn			TxDPO Paramter (0x1800 - 0x19FF)											
//0x1Ann			TxDPO Mapping (0x1A00 - 0x1BFF)   NOTE: if no TxDPO mapping object is defined the will be created automatically											
//0x1C12			SyncManager 2 Assignment   NOTE: if this object is not defined it will be created automatically											
//0x1C13			SyncManager 3 Assignment   NOTE: if this object is not defined it will be created automatically											
//0x6nnx			Input Data of the Module (0x6000 - 0x6FFF)											
0x6000	RECORD		GPIO_INPUTS											Gpio Inputs
			1UDINT	ADC0	0	0	0xffffffff			ro	rx			
			2UDINT	ADC1	0	0	0xffffffff			ro	rx			
			3UDINT	ADC2	0	0	0xffffffff			ro	rx			
			4UDINT	ADC3	0	0	0xffffffff			ro	rx			
			5UDINT	ADC4	0	0	0xffffffff			ro	rx			
			6UDINT	ADC5	0	0	0xffffffff			ro	rx			
			7UDINT	ADC6	0	0	0xffffffff			ro	rx			
			8UDINT	ADC7	0	0	0xffffffff			ro	rx			
			9UDINT	ADC8	0	0	0xffffffff			ro	rx			
			10UDINT	ADC9	0	0	0xffffffff			ro	rx			
			11UDINT	ADC10	0	0	0xffffffff			ro	rx			
			12UDINT	ADC11	0	0	0xffffffff			ro	rx			
			13UDINT	ADC12	0	0	0xffffffff			ro	rx			
			14UDINT	ADC13	0	0	0xffffffff			ro	rx			
			15UDINT	ADC14	0	0	0xffffffff			ro	rx			
			16UDINT	ADC15	0	0	0xffffffff			ro	rx			
//0x7nnx			Output Data of the Module (0x7000 - 0x7FFF)											
0x7010	VARIABLE		UDINT	GPIO_OUTPUTS	0	0	0xffffffff			rw	tx			Gpio Outputs
//0x8nnx			Configuration Data of the Module (0x8000 - 0x8FFF)											
//0x9nnx			Information Data of the Module (0x9000 - 0x9FFF)											
//0Annx			Diagnosis Data of the Module (0xA000 - 0xAFFF)											

RxPDO (Output) 0x16xx	0x1600	0x1601	0x160n
Output Entries (0x7xx)	0x7000 – 0x700F	0x7010 – 0x701F	0x7nn0 – 0x7nnF
TxPDO (Input) 0x1Axx	0x1A00	0x1A01	0x1Ann
Input Entries (0x7xx)	0x6000 – 0x600F	0x6010 – 0x601F	0x6nn0 – 0x6nnF
Configuration Parameter	0x8000 – 0x800F	0x8010 – 0x801F	0x8nn0 – 0x8nnF
Information	0x9000 – 0x900F	0x9010 – 0x901F	0x9nn0 – 0x9nnF
Configuration Area 0x1000 – 0x1FFF	Module 0	Module 1	...
Device Parameter 0xF000 – 0xFFFF	Feldbus-Slave 0	Feldbus-Slave 1	Feldbus-Slave nn
MDP-Gerät (Gateway)			

# ESI PDO mapping




```
true
true
2
#x1601

GPIO_OUTPUTS process data mapping
```

---

```
#x7010
0
32
GPIO_OUTPUTS
UDINT
```




```
true
true
3
#x1A00

GPIO_INPUTS process data mapping
```

---

```
#x6000
1
32
ADC0
UDINT
```





# MICROCHIP


---

## *Regional Training Centers*

# PDO mapping excel and SSC flow

## SSC flow

# Starting from SDK




# SSC 工具

## 1. 選 CUSTOM & HW SETTING


1 Custom

2, select hardware  
setting

3 import XML




## 2. 選SDK內之XML




# SSC 工具

## 3. System will response you following and select “N”




## 4. Re-select the interface




# SSC 工具

## 5. U will see following pages, (VERY IMPORTANT)




## 5. 找到9252\_HW directory and double click it



# SSC 工具


## 7. Go Tool → Application → “IMPORT”



## 8. Import the Excel PDO mapping @ SDK first layer “pic32\_mchp\_gpio\_sample\_app.xls”, then “OK”


# SSC 工具

## 9. You should see following




# SSC 工具

## 11. At SSC tool → Project → create new slave file



## 12. Original file will be saved at first layer, and a dialogs box will show up. New SRC directory generated and new ESI too



# SSC 工具

12. **GOTO SRC, copy all but deselected following files (將 SRC 目錄內之所有 .c/.h copy 但以下幾個檔案不要選)**
  - ◆ **9252\_HW.c & .h**
  - ◆ **pic32\_mchp\_gpio\_sample\_app.c & .h**
13. **Copy all files to SSC/COMMON expect above files**
14. **Go to MPLAB X flow**



# MICROCHIP

## *Regional Training Centers*

LAN9252介紹

TWINCAT 端的設定/MASTER端網卡尋找  
PDO mapping excel and SSC flow

## EEPROM programming

MPLABX 流程

PLC Structure text code basic

UART/MIO/ADC application

APPL\_ application code briefing

Hand on


Q&A , dismiss

# EEPROM 燒錄

- **9252**
  - ◆ 透過TWINCAT燒錄ESI 檔
- **PIC**
  - ◆ 透過PIC KIT3燒錄MPLAB X編譯之HEX 檔


# 9252 via TWINCAT

- **SSC 產生之 ESI.xml 位於 SSC root**




Select PIC32 EtherCAT Slave  
and click OK

1. Double click menu "Device2"
  2. click "online"
  3. Select PIC32 EtherCAT Slave and click OK as shown below
- Right click Box1  
Select EEPROM Update




# 9252 via TWINCAT

- Once EEPROM is Programmed, Power off EVB and power ON again.
- Double click menu “Device2”, click “online” and check device status should be in OP as shown below



# 9252 via TWINCAT

- Click Activate Configuration button and select OK as shown below
- Copy xml file into C:\TwinCAT\3.1\Config\Io\EtherCAT directory. After copying, “Reload Device Descriptions”
- Scan again




# PIC via PIC KIt 3

- **SSC 產生之HEX file 位置:** \SSC\PIC32 or PIC32-SPI  
\dist\HBI\_MSP\_16BIT\_XC32\_PIC32MX795F512L\production
- 使用 PIC Kit3




# PIC via PIC KIt 3

- Open MPLAB IPE and Select Target Device as shown below and then click connect button



- Locate the HEX source, then “program”





# MICROCHIP

## *Regional Training Centers*

LAN9252介紹  
TWINCAT 端的設定/MASTER端網卡尋找  
PDO mapping excel and SSC flow  
EEPROM programming

### MPLABX 流程

PLC Structure text code basic  
UART/MIO/ADC application  
APPL\_ application code briefing  
Hand on  
Q&A , dismiss

# After SSC flow

- Refer to previous SSC section, u will copy all files expect the 9252\_HW.c/h and PIC32\_mchp\_gpio\_sample\_appl.c/h into SSC/COMMON
- Decide running HBI mode or SPI mode
- Run MPLAB X by importing the new source
- HEX file will store in :  
**C:\Users\la21519\Documents\A21519\DATA\_BASE\SMSC\_ETHERC  
AT\twincat\_projects\2195LAN9252-  
PIC32\_SDK\_V1.0.1\_ADC\SSC\PIC32 or PIC32-SPI  
\dist\HBI\_MSP\_16BIT\_XC32\_PIC32MX795F512L\production**
- Warming are fine, u only need fix Errors



# MICROCHIP

## *Regional Training Centers*

LAN9252介紹

TWINCAT 端的設定/MASTER端網卡尋找

PDO mapping excel and SSC flow

EEPROM programming

MPLABX 流程

## PLC Structure text code basic

UART/MIO/ADC application


APPL\_ application code briefing

Hand on

Q&A , dismiss


# PLC : Introduction

- A PROGRAMMABLE LOGIC CONTROLLER (PLC) is an industrial computer control system that continuously monitors the state of input devices and makes decisions based upon a custom program to control the state of output devices.
- Made up of two basic components : **input/output (I/O) system** and **CPU**
- Input Interface is a Bank of terminals that Physically connects input devices (like Push buttons, Limited switches) to CPU
- Output Interface is a Bank of terminals that Physically connects Output devices (such as solenoids and motor starters) to CPU




# PLC code 格式

- Follow IEC 61131-3
  - ◆ *Structured Text*
- Create a PLC program using TwinCAT PLC
- Link the PLC program to the I/O configured in TwinCAT System Manager



# ST code in TWINCAT

PLC  
ST  
IO/變數對應區




從站端IO資訊

變數區

程式區

# PLC ST flow


- Twincat Scan, Check Device status should be in OP




- Add an existing PLC Program

# PLC ST flow

- Build and check if any error



- All IOs make change link
- Activated, Restart login in and Start
- PLC program should run




# Change link in detail

TwinCAT Project1 MAIN X

```

1 PROGRAM MAIN
2
3     VAR
4         SW1_SLAVE1      AT %IX0.1 :BOOL; // I-input, X -1bit variable, BOOL -single bit datatype
5         LED_OUT_SLAVE1   AT %QB10 :BYTE; // Q-Output, B 8-bit variable, BYTE -8 bit datatype
6         ANALOG_INPUT_SLAVE2 AT %ID30 :UDINT; // I-Input, D 32-bit variable, UDINT -32 bit datatype
7
8     END_VAR

```





# MICROCHIP

## *Regional Training Centers*

LAN9252介紹

TWINCAT 端的設定/MASTER端網卡尋找

PDO mapping excel and SSC flow

EEPROM programming

MPLABX 流程

PLC Structure text code basic

## UART/MIO/ADC application


APPL\_ application code briefing

Hand on

Q&A , dismiss

# UART application (to 485)


## Setup : MASTER to Thermal Controller



# SDK-32-in-32 out

- **LAN9252 只有16個IO接口**
- **客戶要32-In,32-Out 怎麼辦**
- **透過SPI跟PIC連接 長出其他IO**
-

# EtherCAT® Demo: Controlling GPIO's using ADC



# PLC: Truth Table

INPUTS		OUTPUTS	
Slave 1		Slave2	Slave2
Analog input Voltage	Equivalent Decimal (32Bits)	SW1 (1 Bit)	Transition using LEDs (8 Bits)
0V to 0.5V	0 to 167	ON	LED Blinking
0.5V to 1V	167 to 333	ON	<-----
1V to 1.5V	333 to 500	ON	----->
1.5V to 2V	500 to 667	ON	<-- -->
2V to 2.5V	667 to 833	ON	--> <--
2.5V to 3.3V	822 to 1024	ON	<----- LED Blinking
XX	XX	OFF	LED OFF



# MICROCHIP

## *Regional Training Centers*

LAN9252介紹

TWINCAT 端的設定/MASTER端網卡尋找

PDO mapping excel and SSC flow

EEPROM programming

MPLABX 流程

PLC Structure text code basic

UART/MIO/ADC application


## APPL\_ application code briefing

Hand on  
Q&A , dismiss


# General code structure

## ● SSC

-  ETG1000\_1\_CHN\_Overview\_V1i0i2\_C01
-  ETG1000\_2\_CHN\_EcatPhysicalLayer\_V1i0i2\_C01
-  ETG1000\_3\_CHN\_EcatDLLServices\_V1i0i2\_C01
-  ETG1000\_4\_CHN\_EcatDLLServices\_V1i0i2\_C01
-  ETG1000\_5\_CHN\_EcatALServices\_V1i0i2\_C01
-  ETG1000\_6\_CHN\_EcatALProtocols\_V1i0i2\_C01



# File stack association



# PDO excel

Index	ObjectCode	SI	DataType	Name	Default	Min	Max	M/O/C	B/S	Access	rx/tx
<b>//0x6nnx Input Data of the Module (0x6000 - 0x6FFF)</b>											
0x6000	RECORD			Results						ro	
		1	UINT	Result 1						ro	tx
		2	UINT	Result 2						ro	tx
		3	BOOLEAN	Toggle						ro	tx
		4		pad_15							
<b>//0x7nnx Output Data of the Module (0x7000 - 0x7FFF)</b>											
0x7000	RECORD			Setpoint Values						ro	
		1	UINT	Value 1						rw	rx
		2	UINT	Value 2						rw	rx
<b>//0x8nnx Configuration Data of the Module (0x8000 - 0x8FFF)</b>											
0x8000	RECORD			Parameters						ro	
		1	INT	Inc 1						rw	

Table 21: PDO mapping and SM assign object generation

Index range	
0x2000 – 0x5FFF	Objects are added to the online and offline OD, but they are not added to the mapping objects
0x6FFF – 0x9FFF	<p>Mapping and Assign rules apply, e.g.</p> <p>0x6000 → 0x1A00 → 0x1C12:01            0x6010 → 0x1A01 → 0x1C12:02            0x6011 → 0x1A01            0x6020 → 0x1A02</p> <p>...</p> <p>0x7000 → 0x1600 → 0x1C13:01            0x7010 → 0x1601 → 0x1C13:02            0x7020 → 0x1602 → 0x1C13:03</p> <p>....</p>

**Table 4: Object Dictionary Structure**

Index	Object Dictionary Area	Description / Value
<b>EtherCAT Communication Area, see 4.3.1</b>		
0x1000 - 0x1FFF	Communication Area	Standard communication area
<b>Object Area of the Modules, see 4.3.2</b>		
0x2000 - 0x5FFF	Manufacturer Specific Area	
0x6000 - 0x6FFF	Input Area	Objects that can be mapped to TxPDOs
0x7000 - 0x7FFF	Output Area	Objects that can be mapped to RxPDOs
0x8000 - 0x8FFF	Configuration Area	Configuration and setting objects
0x9000 - 0x9FFF	Information Area	Scanned information from the modules
0xA000 - 0xAFFF	Diagnosis Area	Diagnostic, status, statistic or other information
0xB000 - 0xBFFF	Service Transfer Area	Service objects
0xC000 - 0xEFFF	Reseved Area	
<b>Object Area of the Device, see 4.3.3</b>		
0xF000 - 0xFFFF	Device Area	Parameters belonging to the device

# CIA profile (402)

Table 8: Object definitions in file cia402appl.h

Index	Object name	Variable in source code	Comment/Description
0x1600	Rx PDOs	sRxPDOMap0	includes all objects required for dynamic change between csv/csp
0x1601	Rx PDOs	sRxPDOMap1	includes objects required for csp mode of operation
0x1602	Rx PDOs	sRxPDOMap2	includes objects required for csv mode of operation
0x1A00	Tx PDOs	sTxPDOMap0	includes all objects required for dynamic change between csv/csp
0x1A01	Tx PDOs	sTxPDOMap1	includes objects required for csp mode of operation
0x1A02	Tx PDOs	sTxPDOMap2	includes objects required for csv mode of operation
0x1C12	SyncManger 2 PDO assign (Rx PDOs)	sRxPDOassign	this object is written in change state from PREOP to SAFEOP; the configuration depends on the number of axes (not include in Cia402Objects)
0x1C13	SyncManger 3 PDO assign (Tx PDOs)	sTxPDOassign	equal to 0x1C12 (not include in Cia402Objects)
0x603F	Error Code	objErrorCode	this value shall be set if an error in the PDS occurs

Index	Object name	Variable in source code	Comment/Description
0x6040	Controlword	objControlWord	object for the output commands from the master
0x6041	Status word	objStatusWord	current axis status
0x605A	Quick stop option code	objQuickStopOptionCode	predefined ramp if an quick stop shall be performed
0x605B	Shutdown option code	objShutdownOptionCode	predefined action in state transition 8
0x605C	Disable operation option code	objDisableOperationOptionCode	predefined action in state transition 5
0x605E	Fault reaction option code	objFaultReactionCode	predefined action in state "Fault reaction active"
0x6060	Modes of operation	objModesOfOperation	requested operation mode
0x6061	Modes of operation display	objModesOfOperationDisplay	current operation mode
0x6064	Position actual value	objPositionActualValue	current position value (delivered by encoder)
0x606C	Velocity actual value	objVelocityActualValue	velocity feedback
0x6077	Torque actual value	objTorqueActualValue	currently not used (only for completion)
0x607A	Target position	objTargetPosition	requested Postion value (set in csp mode)
0x607D	Software position limit	objSoftwarePositionLimit	includes the minimum and maximum actual position limit
0x6085	Quick stop declaration	objQuickStopDeclaration	predefined action in state "Quick stop active"
0x60C2	Interpolation time period	objInterpolationTimePeriod	
0x60FF	Target velocity	objTargetVelocity	target velocity requested by the master
0x6502	Supported drive modes	objSupportedDriveModes	list of all supported operation modes

The objects from 0x6000 to 0x67FF are incremented with 0x800 for each axis (Index + #Axis\*0x800).

# State machine + PDO mapping





Figure 23: CiA402 state transitions and option codes

# 源碼之分析

- 主要是要架構下列之關係
  - ◆ Main 之形成 在不同應用上的差異
  - ◆ Object.h的解構與分析
  - ◆ APPL\_inputmapping, outputmapping  
generatemapping 分析



# Tasks

1. **The relationship between object, main and APPL\_**
2. **Object, its structure, naming rule**
3. **DPRAM & Object's link-list relation**
4. **Struct array index and members**
5. **Not including following topic : Mail box and synchronization 及 XOE 應用**

# 幾個C的Trick

## ● Pointer and variable address

- ◆ \*P : 取得”指標變數P“ 這個位置的資料(內容)
- ◆ &K:取得K變數的位置
- ◆ 取得變數位置後想要存於 address\_of\_x int \*address\_of\_x= & X;
- ◆ 取位置之內容 int value\_stored= \*address\_of\_x
- ◆ 改變位置內容 \*address\_of\_x=99;

# OD 物件字典

- **Refer to Chapter 7 of SSC AN**
- 所有的物件字典分類成三種不同的類型，
  - ◆ VARIABLE的資料物件僅僅包括一個基本資料類型作為物件。
  - ◆ ARRAY的資料物件把不同的基本資料類型的集合作為物件。
  - ◆ RECORD的資料物件暴扣多種不同的基本資料類型作為物件。
  - ◆ 物件字典的物件的資料結構是採用鏈表的形式組成整個物件字典。其中，在物件裡面定義了索引，物件的描述，SDO入口指標的描述，物件字典的名稱，變數的指標，還定義了讀和寫兩個虛函數本地內存
- 所有資料物件的描述被收集在一個框架上即是物件字典,這個物件字典展現了給**EtherCAT**主站的介面
  - ◆ Define local memory
  - ◆ Entry description 入口的描述（是入口地址的描述）
  - ◆ Object name 数据对象名称（是数据对象名称的描述）
  - ◆ Objection description 数据对象的描述（是数据对象的描述）

```

00019: / ****
00020: * Object 0x1601 : GPIO_OUTPUTS process data mapping
00021: ****
00022: /**
00023: * \addtogroup 0x1601 0x1601 | GPIO_OUTPUTS process data mapping
00024: * @{
00025: * \brief Object 0x1601 (GPIO_OUTPUTS process data mapping) definition
00026: */
00027: #ifdef _OBJD_
00028: /**
00029: * \brief Object entry descriptions<br>
00030: * <br>
00031: * SubIndex 0<br>
00032: * SubIndex 1 - Reference to 0x7010.0<br>
00033: */
00034: OBJCONST TSDINFOENTRYDESC OBJMEM asEntryDesc0x1601[] = {
00035: { DEFTYPE_UNSIGNED8 , 0x8 , ACCESS_READ },
00036: { DEFTYPE_UNSIGNED32 , 0x20 , ACCESS_READ } }; /* Subindex1 - Reference to 0x7010.0 */
00037:
00038: /**
00039: * \brief Object/Entry names
00040: */
00041: OBJCONST UCHAR OBJMEM aName0x1601[] = "GPIO_OUTPUTS process data mapping\000"
00042: "SubIndex 001\000\377";
00043: #endif // #ifdef _OBJD_
00044:
00045: #ifndef _PIC32_MCHP_GPIO_SAMPLE_APP_OBJECTS_H_
00046: /**
00047: * \brief Object structure
00048: */
00049: typedef struct OBJ_STRUCT_PACKED_START {
00050: UINT16 u16SubIndex0;
00051: UINT32 SI1; /* Subindex1 - Reference to 0x7010.0 */
00052: } OBJ_STRUCT_PACKED_END
00053: TOBJ1601;
00054: #endif // #ifndef _PIC32_MCHP_GPIO_SAMPLE_APP_OBJECTS_H_
00055:
00056: /**
00057: * \brief Object variable
00058: */
00059: PROTO TOBJ1601 GPIO_OUTPUTSProcessDataMapping0x1601
00060: #if defined(_PIC32_MCHP_GPIO_SAMPLE_APP_) && (_PIC32_MCHP_GPIO_SAMPLE_APP_ == 1)
00061: ={1,0x70100020}
00062: #endif
00063: ;
00064: /** @}*/
```

Entry

Name

Description

Local variable

```

#ifndef _OBJD_
TOBJECT OBJMEM ApplicationObjDid() = {
/* Object 0x1601 */
{NULL, NULL, 0x1601, {DEFTYPE_PDOMAPPING, 1 | (OBJCODE_REC << 8)}, asEntryDesc0x1601, aName0x1601, &GPIO_OUTPUTSProcessDataMapping0x1601, NULL, NULL, 0x0000},
/* Object 0x1A00 */
{NULL, NULL, 0x1A00, {DEFTYPE_PDOMAPPING, 16 | (OBJCODE_REC << 8)}, asEntryDesc0x1A00, aName0x1A00, &GPIO_INPUTSProcessDataMapping0x1A00, NULL, NULL, 0x0000},
/* Object 0x1C12 */
{NULL, NULL, 0x1C12, {DEFTYPE_UNSIGNED16, 1 | (OBJCODE_ARR << 8)}, asEntryDesc0x1C12, aName0x1C12, &sRxPDOassign, NULL, NULL, 0x0000},
/* Object 0x1C13 */
{NULL, NULL, 0x1C13, {DEFTYPE_UNSIGNED16, 1 | (OBJCODE_ARR << 8)}, asEntryDesc0x1C13, aName0x1C13, &sTxPDOassign, NULL, NULL, 0x0000},
/* Object 0x6000 */
{NULL, NULL, 0x6000, {DEFTYPE_RECORD, 16 | (OBJCODE_REC << 8)}, asEntryDesc0x6000, aName0x6000, &GPIO_INPUTS0x6000, NULL, NULL, 0x0000},
/* Object 0x7010 */
{NULL, NULL, 0x7010, {DEFTYPE_UNSIGNED32, 0 | (OBJCODE_VAR << 8)}, asEntryDesc0x7010, aName0x7010, &GPIO_OUTPUTS0x7010, NULL, NULL, 0x0000},
{NULL, NULL, 0xFFFF, {0, 0}, NULL, NULL, NULL, NULL, NULL, 0x0000};
#endif // #ifndef _OBJD_
#undef PROTO
```

# TSDOINFOENTRYDESC

Table 4: TSDOINFOENTRYDESC member variables

Member	Data type	Description
DataType	unsigned 16 bit	Index of the base data type defined in [REF2].
BitLength	unsigned 16 bit	bit length of the object (entry)
ObjAccess	unsigned 16 bit	Bit 0: Read Access in Pre-Op Bit 1: Read Access in Safe-Op Bit 2: Read Access in Op Bit 3: Write Access in Pre-Op Bit 4: Write Access in Safe-Op Bit 5: Write Access in Op Bit 6: map able in RxPDO Bit 7: map able in TxPDO Bit 8: entry will be included in backup Bit 9: entry will be included in settings Bit 10: safe inputs Bit11: safe outputs Bit12: safe parameter

# TOBJECT

Table 3: "TOBJECT" member variables.

Member	Data type	Description
Prev Entry	struct OBJECT	Pointer to previous dictionary entry. Only available if the object dictionary entries are dynamic linked (STATIC_OBJECT_DICT = 0).
Next Entry	struct OBJECT	Pointer to next dictionary entry. Only available if the object dictionary entries are dynamic linked (STATIC_OBJECT_DICT = 0).
Index	unsigned 16 bit	Object Index of the described object. The object value depends on the type of EtherCAT slave and object usage (6.5 Index Ranges)
ObjDesc	TSDOINFOOBJDESC (32 bit)	Includes the data type index of the object. (defined in [2])
Data Type	unsigned 16 bit	Bit 0-7: Max SubIndex (value of subindex 0)
ObjFlags	unsigned 16 bit	B1 8-15: Object Code (defined in [2])
pEntryDesc	TSDOINFOENTRYDESC *	Pointer to object description. Defined in "6.2 Entry description"
pName	unsigned char *	Pointer to object name. Defined in "6.3 Object name"
pVarPtr	void *	Pointer to local memory. Defined in "6.1 Define local memory"
Read		Pointer to Read Function. The prototype is listed below. This function will be called when an SDO upload is received. If this pointer is NULL the standard SDO upload function is executed. <u>Prototype:</u> <code>UINT8 ReadFunction(</code> <code>UINT16 Index,</code> <code>UINT8 SubIndex,</code> <code>UINT32 Size,</code> <code>UINT16 MBXMEM * pData,</code> <code>UINT8 bCompleteAccess )</code>
Write		Pointer to Write Function. The prototype is listed below. This function will be called when an SDO download is received. If this pointer is NULL the standard SDO download function is executed. <u>Prototype:</u> <code>UINT8 WriteFunction(</code> <code>UINT16 Index,</code> <code>UINT8 subIndex,</code> <code>UINT32 dataSize,</code> <code>UINT16 MBXMEM * pData,</code> <code>UINT8 bCompleteAccess )</code>
NonVolatileOffset	unsigned 16 bit	determine offset within nonvolatile memory. This value is evaluated if the object should be stored(load) as backup parameter.

# APPL\_ function

- **APPL\_Generatemapping**

```
00167: //////////////////////////////////////////////////////////////////
00168: /**
00169: \return      0(ALSTATUSCODE_NOERROR), NOERROR_INWORK
00170: \param      pInputSize   pointer to save the input process data length
00171: \param      pOutputSize  pointer to save the output process data length
00172:
00173: \brief      This function calculates the process data sizes from the actual SM-PDO-Assign
00174:                 and PDO mapping
00175: *////////////////////////////////////////////////////////////////
```

- **APPL\_Inputmapping**

```
00254: //////////////////////////////////////////////////////////////////
00255: /**
00256: \param      pData   pointer to input process data
00257:
00258: \brief      This function will copies the inputs from the local memory to the ESC memory
00259:                 to the hardware
00260: *////////////////////////////////////////////////////////////////
```

# Appl\_ function

- **APPL\_outputmapping**

```
00604: //////////////////////////////////////////////////////////////////
00605: /**
00606: \param      pData  pointer to output process data
00607:
00608: \brief    This function will copies the outputs from the ESC memory to the local memory
00609:             to the hardware
00610: */////////////////////////////////////////////////////////////////
```

- **APPL\_Application**

```
00721: //////////////////////////////////////////////////////////////////
00722: /**
00723: \brief    This function will called from the synchronisation ISR
00724:             or from the mainloop if no synchronisation is supported
00725: */////////////////////////////////////////////////////////////////
```

# Main

- Check the difference and relations between Appl\_ object to “user space” entry at Main

# Code comparing



比對報告UART\_APPL\_C.



比對報告UART\_object.



比對報告UART\_MAIN.



# MICROCHIP

## *Regional Training Centers*

LAN9252介紹  
TWINCAT 端的設定/MASTER端網卡尋找  
PDO mapping excel and SSC flow  
EEPROM programming  
MPLABX 流程  
PLC Structure text code basic  
UART/MIO/ADC application  
APPL\_ application code briefing

### Hand on

Q&A , dismiss



# MICROCHIP



---

## *Regional Training Centers*


Hand on

**TWINCAT** 幾個重要的操作

# Just check in



# After device in





# MICROCHIP

---

## *Regional Training Centers*

### Hand on

# 動手做

- 使用**32\_IN\_OUT** SDK
- 編譯**SSC**
- 設定**TWINCAT**
- 編譯**MPLABX**
- 燒錄**EEPROM (TWINCAT AND PICKIT 3)**
- 利用**TWINCAT**測試,介紹**TWINCAT** 的操作

# SDK-32-in-32 out

- **LAN9252 只有16個IO接口**
- **客戶要32-In,32-Out 怎麼辦**
- **透過SPI跟PIC連接 長出其他IO**
-



**Regional Training  
Centers**

# Define IO in PIC

New Variable Name	PIC32 Pin Name	PIC32 Pin direction	PIC32 Pin Name	PIC32 Pin no	PIM (pin no) Connected to PIC32	Test Status with respect to current EVB-LAN9252-HBI	Comments
INPUT1	TMS/RA0	I/P	RA0	17	17	OK	
INPUT2	AN5/C1IN+/VBUSON/CN7/RB5	I/P	RB5	20	20	OK	Determined by SW46
INPUT3	AN4/C1IN-/CN6/RB4	I/P	RB4	21	21	OK	Determined by SW46
INPUT4	AN3/C2IN-/CN5/RB3	I/P	RB3	22	22	OK	Determined by SW46
INPUT5	AN2/C2IN-/CN4/RB2	I/P	RB2	23	23	OK	Determined by SW46
INPUT6	PGE01/AN0/CN3/RB1	I/P	RB1	24	24	OK	Determined by SW46
INPUT7	PGED01/AN0/CN2/RB0	I/P	RB0	25	25	OK	Determined by SW46
INPUT8	VREF-/CVREF-/AERX02/PM07/RA9	I/P	RA9	28	NC	Not Tested	NC
INPUT9	VREF-/CVREF-/AERXD3/PM06/RA10	I/P	RA10	29	NC	Not Tested	NC
INPUT11	ECR5/S0A4/S0D2/U0RX/PM04/CN9/RG7	I/P	RG7	11	11	OK	PIM
INPUT12	ERXD0V/AERXD0V/ECRS0V/SC1/S0D2/U3TX/PM03/CN10/RG8	I/P	RG8	12	12	OK	PIM
INPUT10	AN8/C1OUT/RB8	I/P	RB8	32	32	OK	
INPUT11	AN9/C2OUT/RB9	I/P	RB9	33	33	OK	
INPUT12	AN10/CVREFOUT/PM013/RB10	I/P	RB10	34	34	OK	Determined by SW47
INPUT13	AN11/ERKERR/AETKERR/PM012/RB11	I/P	RB11	35	35	OK	Determined by SW47
INPUT14	TCK/RA1	I/P	RA1	38	38	OK	
INPUT15	AN12/ERXD00/AECRS/PM011/RB12	I/P	RB12	41	41	OK	Determined by SW47
INPUT16	AN13/ERXD1/AECOL/PM010/RB13	I/P	RB13	42	42	OK	Determined by SW47
INPUT17	AN14/ERXD2/AETD3/PMALH/PM011/RB14	I/P	RB14	43	43	OK	ALEHI
INPUT18	AN15/ERXD3/AETX02/OCFB/PMALL/PM00/CN12/RB15	I/P	RB15	44	44	OK	ALELO
INPUT19	AETXD0/S53/U4RX/U1C1TS/CN20/RD14	I/P	RD14	47	NC	Not Tested	NC
INPUT20	AETKD1/SCK3/U4TX/U1RTS/CN21/RD15	I/P	RD15	48	NC	Not Tested	NC
INPUT21	SCL2/RD2	I/P	RD2	58	58	OK	I2C1_SDA
INPUT22	SDA2/RD3	I/P	RD3	59	59	OK	I2C1_SCL
INPUT23	TDI/RA4	I/P	RA4	60	NC	Not Tested	NC
INPUT24	TDO/RAS	I/P	RA5	61	NC	Not Tested	NC
INPUT25	AETXCLK/SCL1/INT3/RA14	I/P	RA14	66	NC	Not Tested	NC
INPUT26	AETXEN/SDA1/INT4/RA15	I/P	RA15	67	NC	Not Tested	NC
INPUT27	RTC/C/EMIO/AEMIO/IC1/RD8	I/P	RD8	68	NC	Not Tested	NC
INPUT28	SS1/IC2/RD9	I/P	RD9	69	NC	Not Tested	NC
INPUT29	SCK1/IC3/PMCS2/PM015/RD10	I/P	RD10	70	70	OK	
INPUT30	EMDC/AEMDC/IC4/PMCS1/PM014/RD11	I/P	RD11	71	71	OK	
OUTPUT1	AERKERR/RG15	O/P	RG15	1	NC	Not Tested	NC
OUTPUT2	PMDS/RES	O/P	RES	3	3	OK	
OUTPUT3	PM06/RE6	O/P	RE6	4	4	OK	
OUTPUT4	PM07/RE7	O/P	RE7	5	5	OK	
OUTPUT5	TZCK/RC1	O/P	RC1	6	6	OK	SW47 - OFF Position
OUTPUT6	T3CK/AC2T2/RC2	O/P	RC2	7	7	OK	SW47 - OFF Position
OUTPUT7	T4CK/AC2R2/RC3	O/P	RC3	8	8	OK	SW47 - OFF Position
OUTPUT8	T5CK/S0D1/RC4	O/P	RC4	9	9	OK	SW47 - OFF Position
OUTPUT9	ECOL/SCK2/U6TX/U3RTS/PM05/CN8/RG6	O/P	RG6	10	NC	Not Tested	NC
OUTPUT10	OC2/RD1	O/P	RD1	76	76	OK	
OUTPUT11	OC3/RD2	O/P	RD2	77	77	OK	
OUTPUT12	OC4/RD3	O/P	RD3	78	78	OK	
OUTPUT13	ETX02/ICS/PM012/RD12	O/P	RD12	79	79	OK	
OUTPUT14	ETX03/PM013/CN19/RD13	O/P	RD13	80	80	OK	
OUTPUT15	OC5/PMWR/CN13/RD4	O/P	RD4	81	81	OK	
OUTPUT16	PMDR/CN14/RD5	O/P	RD5	82	82	OK	
OUTPUT17	ETXEN/PM014/CN15/RD6	O/P	RD6	83	83	OK	
OUTPUT18	ETXCLK/PM015/CN16/RD7	O/P	RD7	84	84	OK	
OUTPUT19	C1RX/ETX01/PM001/RF0	O/P	RF0	87	87	OK	
OUTPUT20	C1TX/ETX00/PM010/RF1	O/P	RF1	88	88	OK	
OUTPUT21	C2RX/ETXERR/PM009/RG1	O/P	RG1	89	89	OK	
OUTPUT22	C2RX/PM08/RG0	O/P	RG0	90	90	OK	
OUTPUT23	TRCLK/R46	O/P	R46	91	NC	Not Tested	NC
OUTPUT24	TRD3/R47	O/P	R47	92	NC	Not Tested	NC
OUTPUT25	PM00/RE0	O/P	RE0	93	93	OK	
OUTPUT26	PMD1/RE1	O/P	RE1	94	94	OK	
OUTPUT27	TR02/RG14	O/P	RG14	95	95	OK	
OUTPUT28	TR01/RG12	O/P	RG12	96	96	OK	
OUTPUT29	TRD0/RG13	O/P	RG13	97	97	OK	
OUTPUT30	PM02/RE2	O/P	RE2	98	98	OK	
OUTPUT31	PM03/RE3	O/P	RE3	99	99	OK	
OUTPUT32	PM04/RE4	O/P	RE4	100	100	OK	

# And PDO mapping

Input Data of the Module (0x6000 - 0xFFFF)											
/0x6nnx	RECORD	GPIO_INPUTS			Gpio Inputs1						
0x6000	1BOOLEAN INPUTS1	0	0	0x1	ro	rx					
	2BOOLEAN INPUTS2	0	0	0x1	ro	rx					
	3BOOLEAN INPUTS3	0	0	0x1	ro	rx					
	4BOOLEAN INPUTS4	0	0	0x1	ro	rx					
	5BOOLEAN INPUTS5	0	0	0x1	ro	rx					
	6BOOLEAN INPUTS6	0	0	0x1	ro	rx					
	7BOOLEAN INPUTS7	0	0	0x1	ro	rx					
	8BOOLEAN INPUTS8	0	0	0x1	ro	rx					
	9BOOLEAN INPUTS9	0	0	0x1	ro	rx					
	10BOOLEAN INPUTS10	0	0	0x1	ro	rx					
	11BOOLEAN INPUTS11	0	0	0x1	ro	rx					
	12BOOLEAN INPUTS12	0	0	0x1	ro	rx					
	13BOOLEAN INPUTS13	0	0	0x1	ro	rx					
	14BOOLEAN INPUTS14	0	0	0x1	ro	rx					
	15BOOLEAN INPUTS15	0	0	0x1	ro	rx					
	16BOOLEAN INPUTS16	0	0	0x1	ro	rx					
	17BOOLEAN INPUTS17	0	0	0x1	ro	rx					
	18BOOLEAN INPUTS18	0	0	0x1	ro	rx					
	19BOOLEAN INPUTS19	0	0	0x1	ro	rx					
	20BOOLEAN INPUTS20	0	0	0x1	ro	rx					
	21BOOLEAN INPUTS21	0	0	0x1	ro	rx					
	22BOOLEAN INPUTS22	0	0	0x1	ro	rx					
	23BOOLEAN INPUTS23	0	0	0x1	ro	rx					
	24BOOLEAN INPUTS24	0	0	0x1	ro	rx					
	25BOOLEAN INPUTS25	0	0	0x1	ro	rx					
	26BOOLEAN INPUTS26	0	0	0x1	ro	rx					
	27BOOLEAN INPUTS27	0	0	0x1	ro	rx					
	28BOOLEAN INPUTS28	0	0	0x1	ro	rx					
	29BOOLEAN INPUTS29	0	0	0x1	ro	rx					
	30BOOLEAN INPUTS30	0	0	0x1	ro	rx					
	31BOOLEAN INPUTS31	0	0	0x1	ro	rx					
	32BOOLEAN INPUTS32	0	0	0x1	ro	rx					
Output Data of the Module (0x7000 - 0xFFFF)											
/0x7nnx	RECORD	GPIO_OUTPUTS			Gpio Outputs1						
0x7010	1BOOLEAN OUTPUT1	0	0	0x1	rw	bx					
	2BOOLEAN OUTPUT2	0	0	0x1	rw	bx					
	3BOOLEAN OUTPUT3	0	0	0x1	rw	bx					
	4BOOLEAN OUTPUT4	0	0	0x1	rw	bx					
	5BOOLEAN OUTPUT5	0	0	0x1	rw	bx					
	6BOOLEAN OUTPUT6	0	0	0x1	rw	bx					
	7BOOLEAN OUTPUT7	0	0	0x1	rw	bx					
	8BOOLEAN OUTPUT8	0	0	0x1	rw	bx					
	9BOOLEAN OUTPUT9	0	0	0x1	rw	bx					
	10BOOLEAN OUTPUT10	0	0	0x1	rw	bx					
	11BOOLEAN OUTPUT11	0	0	0x1	rw	bx					
	12BOOLEAN OUTPUT12	0	0	0x1	rw	bx					
	13BOOLEAN OUTPUT13	0	0	0x1	rw	bx					
	14BOOLEAN OUTPUT14	0	0	0x1	rw	bx					
	15BOOLEAN OUTPUT15	0	0	0x1	rw	bx					
	16BOOLEAN OUTPUT16	0	0	0x1	rw	bx					
	17BOOLEAN OUTPUT17	0	0	0x1	rw	bx					
	18BOOLEAN OUTPUT18	0	0	0x1	rw	bx					
	19BOOLEAN OUTPUT19	0	0	0x1	rw	bx					
	20BOOLEAN OUTPUT20	0	0	0x1	rw	bx					
	21BOOLEAN OUTPUT21	0	0	0x1	rw	bx					
	22BOOLEAN OUTPUT22	0	0	0x1	rw	bx					
	23BOOLEAN OUTPUT23	0	0	0x1	rw	bx					
	24BOOLEAN OUTPUT24	0	0	0x1	rw	bx					
	25BOOLEAN OUTPUT25	0	0	0x1	rw	bx					
	26BOOLEAN OUTPUT26	0	0	0x1	rw	bx					
	27BOOLEAN OUTPUT27	0	0	0x1	rw	bx					
	28BOOLEAN OUTPUT28	0	0	0x1	rw	bx					
	29BOOLEAN OUTPUT29	0	0	0x1	rw	bx					
	30BOOLEAN OUTPUT30	0	0	0x1	rw	bx					
	31BOOLEAN OUTPUT31	0	0	0x1	rw	bx					
	32BOOLEAN OUTPUT32	0	0	0x1	rw	bx					

# 其他 就自己動手

- **TWINCAT 端的設定/MASTER端網卡尋找**
- **PDO mapping excel and SSC flow**
- **EEPROM programming**
- **MPLABX 流程**
- **APPL\_ application code briefing**
- **Testing from TWINCAT**



# MICROCHIP

---

*Regional Training Centers*

**Q&A , Thank you**

**and**

**Dismissed**