





103 ASP
**Getting Started with the
16-bit Architecture,
Instruction Set and
Assembly Programming**



Key Objectives

- Familiarity of 16-bit Architecture
- Knowledge of 16-bit Instruction Set
- Learning how to program using the 16-bit Assembly Language


© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 2



Session Agenda

- 16-bit Architecture Basics
- Some 16-bit Assembly Instructions
- I/O Port Handling
 - **Hands-on Lab #1 Follow along**
 - Basic Assembly language setup
 - Light LED on I/O Port
- Complete 16-bit Assembly Instructions
- Addressing Modes
 - **Hands-on Lab #2**
 - Use Loop Instructions to Blink LED
- Interrupts and Timers
 - **Hands-on Lab #3**
 - Use Interrupt to Blink LED
- Program Memory Access
 - **Optional Hands-on Lab #4**
 - Use PSV to transmit Serial String "Hello World"

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 3



16-bit Product Families Overview

PIC24F

PIC24H



dsPIC30F



dsPIC33F



↓



- ✓ Same Basic Architecture
- ✓ Same 24-bit Flash Program Memory
- ✓ Same 16-bit Data Memory
- ✓ Instruction Set optimized for C efficiency
- ✓ Same Deterministic Interrupt System
- ✓ Flexible system clock features
- ✓ DSP Performance when you need it
- ✓ Advanced Peripherals
- ✓ Easy Code Migration



© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 4























Session Agenda

- 16-bit Architecture Basics
- – Some 16-bit Assembly Instructions
- I/O Port Handling
 - **Hands-on Lab #1 Follow along**
 - Basic Assembly language setup
 - Light LED on I/O Port
- Complete 16-bit Assembly Instructions
 - **Hands-on Lab #2**
 - Use Loop Instructions to Blink LED
- Addressing Modes
- Interrupts and Timer1
 - **Hands-on Lab #3**
 - Use Interrupt to Blink LED



© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 19







Instruction Set Functional Groups


- **16-bit Instructions**
- – **Move Instructions**
- **Bit Instructions**
 - Follow along LAB 1
- **Math and Logic Instructions**
- **Stack Control Instructions**
- **Program Flow Control Instructions**
- **CPU Control Instructions**
 - LAB 2

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 20









MOV Instructions


W Registers		Instruction	Tcy = 1	Data Space	
				Value	Addr.
W0	0x0000	MOV.B #0x10,W3		0x0000	0x0000
W1	0x1000			0x1000	0x0002
W2	0x0003				
W3	0x0010				
W13	0x101E			0x0000	0x1000
W14	0x0000			0xABCD	0x1002
W15	0x2400				
				0x0000	0x2000
		0x0000	0x2002		
		0x0000	0xFFFC		
		0x0000	0xFFFE		

0x10 → W3(Low Byte)

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 27



MOV Instructions


W Registers		Instruction	Tcy = 1	Data Space	
				Value	Addr.
W0	0x0000	MOV.B W2,W3		0x0000	0x0000
W1	0x1000			0x1000	0x0002
W2	0x0003				
W3	0x0003				
W13	0x101E			0x0000	0x1000
W14	0x0000			0xABCD	0x1002
W15	0x2400				
				0x0000	0x2000
		0x0000	0x2002		
		0x0000	0xFFFC		
		0x0000	0xFFFE		

W2(Low Byte) → W3(Low Byte)

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 28




MOV Instructions

W Registers		Instruction	Tcy = 1	Data Space	
				Value	Addr.
W0	0x0000	MOV W13,W14		0x0000	0x0000
W1	0x1000			0x1000	0x0002
W2	0x0003				
W3	0x0000				
		W13 → W14		0x0000	0x1000
				0xABCD	0x1002
W13	0x101E			0x0000	0x2000
W14	0x101E			0x0000	0x2002
W15	0x2400				
				0x0000	0xFFFC
				0x0000	0xFFFE

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 29




MOV Instructions

W Registers		Instruction	Tcy = 2	Data Space	
				Value	Addr.
W0	0x0000	MOV.D W0,W2		0x0000	0x0000
W1	0x1000			0x1000	0x0002
W2	0x0000				
W3	0x1000				
		W0 → W2		0x0000	0x1000
		W1 → W3		0xABCD	0x1002
W13	0x101E			0x0000	0x2000
W14	0x0000			0x0000	0x2002
W15	0x2400				
				0x0000	0xFFFC
				0x0000	0xFFFE

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class


Slide 30



Instruction Set Functional Groups

- **16-bit Instructions**
 - Move Instructions
 - ➔ – **Bit Instructions**
 - Follow along LAB 1
 - Math and Logic Instructions
 - Stack Control Instructions
 - Program Flow Control Instructions
 - CPU Control Instructions
 - LAB 2

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 31



BIT Instruction

W Registers

W0	0x0000
W1	0x1000
W2	0x0003
W3	0x0000
...	
W13	0x101E
W14	0x0000
W15	0x2400

Instruction

BSET 0x1000, #15

Tcy = 1



1 ➔ [0x1000]Bit15



Address = 0 to 8190 Word Aligned



Data Space


Value	Addr.
0x0000	0x0000
0x1000	0x0002
...	
0x8000	0x1000
0xABCD	0x1002
...	
0x0000	0x2000
0x0000	0x2002
...	
0x0000	0xFFFC
0x0000	0xFFFE

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 32










Instruction Set Functional Groups


- **16-bit Instructions**
 - Move Instructions
 - Bit Instructions
 - ● Follow along LAB 1
 - Math and Logic Instructions
 - Stack Control Instructions
 - Program Flow Control Instructions
 - CPU Control Instructions
 - LAB 2



© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 39



Follow Along LAB 1

Setup and Turn ON LED







LAB1

- **Open Lab1.mcw workspace in MPLAB**
 - C:\rtc\103ASP\Lab1.mcw
- **Follow along and edit code:**
 - Setup Stack Pointer and Stack Limit
 - Setup TRISA
 - Bit Set PORTA, bit 0
- **Compile Code**
- **Program Part on Explorer-16 using ICD2**
- **Run Code using ICD2**
- **See the LED light up!!!**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 43





More Than one LED lights up

- **You may notice:**
 - More than One LED Lights up when RUN is executes
 - WHY?

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 44






Solution for RMW Issue

- **Use RMW instruction on the LATCh:**
 - BSF LATA,#0
 - BSF LATA,#1

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 47




LAB1 Summary

- **Wrote our First 16-bit PIC code ☺**
- **Used some of the Assembly Language Inst.**
- **Learned how to program a 16-bit PIC device using ICD2**
- **Got the Program to WORK!!**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class


Slide 48



Instruction Set Functional Groups

- **16-bit Instructions**
 - Move Instructions
 - Bit Instructions
 - Follow along LAB 1
 - – **Math and Logic Instructions**
 - Stack Control Instructions
 - Program Flow Control Instructions
 - CPU Control Instructions
 - LAB 2

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 49



ADD Instructions

W Registers

W0	0xBBED
W1	0x1000
W2	0x0003
W3	0x0000
W13	0x101E
W14	0x0000
W15	0x2400

Instruction

ADD 0x1002, WREG

Tcy = 1

$[0x1002] + W0 \rightarrow W0$

$0xABCD + 0x1020 = 0xBBED$



Address = 0 to 8190 word aligned

If WREG is not specified Result is stored in File Register

Data Space

Value	Addr.
0x0000	0x0000
0x1000	0x0002
0x0000	0x1000
0xABCD	0x1002
0x0000	0x2000
0x0000	0x2002
0x0000	0xFFFC
0x0000	0xFFFE

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 50



ADD Instructions

W Registers

W0	0x1020
W1	0x1000
W2	0x2020
W3	0x0000
W13	0x101E
W14	0x0000
W15	0x2400

Instruction

ADD W0, W1, W2

Tcy = 1

W0 + W1 → W2

0x1020 + 0x1000 = 0x2020

Data Space

Value	Addr.
0x0000	0x0000
0x1000	0x0002
0x0000	0x1000
0xABCD	0x1002
0x0000	0x2000
0x0000	0x2002
0x0000	0xFFFC
0x0000	0xFFFE



Instruction can be done in Byte mode


© 2006 Microchip Technology Incorporated. All Rights Reserved. Slide 53

Similar Instruction to ADD

- ADDC, SUB and SUBB
- INC, INC2, DEC and DEC2
- SUBBR and SUBR

© 2006 Microchip Technology Incorporated. All Rights Reserved. Slide 54










Instruction Set Functional Groups



- **16-bit Instructions**
 - **Move Instructions**
 - **Bit Instructions**
 - Follow along LAB 1
 - **Math and Logic Instructions**
 - – **Stack Control Instructions**
 - **Program Flow Control Instructions**
 - **CPU Control Instructions**
 - LAB 2



© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 57













Control Operations

- **CLRWDT –**
 - Clears the Watch Dog Timer
- **DISI #Lit14 –**
 - Disables Interrupts for 14-bit Literal value *Tcyc
- **PWRSV**
 - Use to put CPU in SLEEP or IDLE States
- **RESET**
 - Software Device Reset
- **NOP**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 67



Session Agenda


- 16-bit Architecture Basics
- Some 16-bit Assembly Instructions
- I/O Port Handling
 - **Hands-on Lab #1 Follow along**
 - Basic Assembly language setup
 - Light LED on I/O Port
- – Complete 16-bit Assembly Instructions
 - **Hands-on Lab #2**
 - Use Loop Instructions to Blink LED
- Addressing Modes
- Interrupts and Timers
 - **Hands-on Lab #3**
 - Use Interrupt to Blink LED

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class


Slide 68





Lab 2: The Task

- Turn On LED at RA0
- Wait for 0.5 seconds using Software Delay
- Turn OFF LED at RA0
- Wait for 0.5 Seconds using Software Delay
- Repeat



PIC24FJ128GA010


RA0

PORTA,0 = 1 will turn on LED
PORTA,0 = 0 will turn off LED

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 70



LAB2

- **Open Lab2.mcw workspace in MPLAB**
 - C:\rtc\103_ASP\Lab2.mcw
- **Edit code:**
 - Write a Software Loop Delay of about 0.5 Second
 - Turn ON LED
 - Wait 0.5 Second
 - Turn OFF LED, delay half second and Repeat
- **Compile Code**
- **Program Part on Explorer-16 using ICD2**
- **Run Code using ICD2**
- **See the LED BLINK!**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 71



LAB 2 Clock Speed Hint

- **Use Primary Oscillator Mode, HS Osc**
- **XT Xtal = 8.00 Mhz = Fosc**
- **FCY = 4000000 (Fosc/2)**
- **Instruction Speed = 4 Mhz**
- **So Tcy = 250 nS**
- **0.5 Sec Software Delay = 2Million Instructions**
- **Use w2 register as 16-bit counter**
 - $30 Tcy * 65536(16\text{-bit}) = 1.967 \text{ Million Instructions}$
 - Use Repeat Instruction to get the 30 Instructions

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 72



LAB2 Summary

- **Wrote some more 16-bit PIC code**
- **Used some more Assembly Language Inst.**
 - Branch
 - Repeat Instruction
 - Loop Instructions
- **Got the Program to WORK!!**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 73



Session Agenda


- 16-bit Architecture Basics
- Some 16-bit Assembly Instructions
- I/O Port Handling
 - **Hands-on Lab #1 Follow along**
 - Basic Assembly language setup
 - Light LED on I/O Port
- Complete 16-bit Assembly Instructions
 - **Hands-on Lab #2**
 - Use Loop Instructions to Blink LED
- ➔ – Addressing Modes
- Interrupts and Timer1
 - **Hands-on Lab #3**
 - Use Interrupt to Blink LED

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 74







Basic Addressing Modes


- File Register / Memory Direct
 - Register Direct
 - Register Indirect with optional pre- or post-modification
 - Immediate
 - Register indirect with register or literal offset

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 76








Basic Addressing Modes

- **Basic addressing modes:**
 - File Register / Memory Direct
 - Register Direct
 - ➔ Register Indirect with optional pre- or post-modification
 - Immediate
 - Register indirect with register or literal offset

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 80





Register Indirect Examples

- **With pre/post increment**
 - MOV [++W4], [W6++]
- **With pre/post decrement**
 - MOV [W4--], [W6--]
- **With register offset**
 - MOV [W4 + W5], [W6]
- **With literal offset**
 - MOV [W4 + #768], [W6]

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 83




Basic Addressing Modes

- **Basic addressing modes:**
 - File Register / Memory Direct
 - Register Direct
 - Register Indirect with optional pre- or post-modification
- ➔ Immediate
 - Register indirect with register or literal offset

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 84






Basic Addressing Modes


- **Basic addressing modes:**
 - File Register / Memory Direct
 - Register Direct
 - Register Indirect with optional pre- or post-modification
 - Immediate

➔ Register indirect with register or literal offset

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 86







Interrupt Driven System

```
main
{
  while(1);
}

T1_ISR
{
}

A2_ISR
{
}
```


Two Interrupts are active

	Interrupt Rate	Interrupt Execution Time
Timer1	50us (20khz)	25uS
A2	Async	65uS

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 90




Interrupt Nesting

- In 16-bit Arch T1 assigned a higher Priority than A2
- When T1 occurs during A2, T1 preempts A2

```
main
{
  while(1);
}

T1_ISR
{
}

A2_ISR
{
}
```



Active
idle

T1

A2


Preempted

Tick 0 1 2 3 4 5 6 7

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 91



Interrupt Vector Table

ALTIVT = 0

ALTIVT = 1

Interrupt Vector Table

Alternate Interrupt Vector Table

Reset - GOTO Instruction	0x000000
Reset - GOTO Address	0x000002
Reserved	
Oscillator Fail Trap	
Address Error Trap	
Stack Error Trap	
Arithmetic Error Trap	
Reserved	
Reserved	
Reserved	
Interrupt Vector 0	
Interrupt Vector 1	
Interrupt Vector 2	
•	
•	
Interrupt Vector N	
Reserved	
Reserved	
Reserved	
Oscillator Fail Trap	
•	
•	
•	
Interrupt Vector N	

Hardware Traps

Decreasing Natural Order Priority

User Interrupts

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 92



Interrupt Priority

- CPU has 16 priority levels
 - Level 0 is the default CPU level (main)
 - Level 1 - 7 for user interrupts
 - Level 8 -15 reserved for traps (NMI)
- Interrupt with priority level greater than current CPU level ($IPL < 3:0$) can interrupt the CPU
- Interrupts are nested by default, Nesting can be disabled by setting NSTDIS bit in INTCON1 register
- IVT has natural priority to resolve conflicts
- User assigned priority overrides natural priority


© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class


Slide 93



Interrupt Nesting Example



☐ CPU EXECUTION TRACE



Status Register




Core Control Register

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 94




Disabling Interrupts

- **DISI Instruction**
 - DISI #N instruction disables level 1 - 6 interrupts for (N+1) Instruction cycle

- **Write to CPU IPL<2:0> bits to raise CPU priority to level 7**
 - MOV.B #0xE0, w0
 - MOV.B WREG, SRL

© 2006 Microchip Technology Incorporated. All Rights Reserved.
Class
Slide 95



Configuring Interrupts: Example using INT0

IEC0: Interrupt Enable Control Register 0 : Enable Interrupt

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

IPC0: Interrupt Priority Control Register 0 : Assign Priority

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

INT0IP

➡

000: Disabled

001: Priority 1 Interrupt

010: Priority 2 Interrupt

011: Priority 3 Interrupt

100: Priority 4 Interrupt

101: Priority 5 Interrupt


110: Priority 6 Interrupt

111: Priority 7 Interrupt

IFS0: Interrupt Flag Control Register 0 : Clear Interrupt in the ISR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0


© 2006 Microchip Technology Incorporated. All Rights Reserved.
Class
Slide 96



Traps for Robust Operation


- **Oscillator Failure Trap (level 14)**
- **Address Error Trap (level 13)**
 - Instruction fetch from illegal program space
 - Data fetch from unimplemented data space
 - Unaligned word access from data space
- **Stack Error Trap (level 12)**
 - Stack overflow or underflow
- **Math Error Trap (level 11)**
 - Divide by Zero
 - Unsaturated Accumulator Overflow (A or B)
 - Catastrophic Accumulator Overflow (either)
 - Accumulator Shift Overflow



© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 97



LAB 3

Blink LED Using Timer1 and Interrupt Routine







Lab3 Clock Hints

- **Clock TMR1 using internal Tcy**
- **Fcy = 4Mhz**
- **Divide Fcy by 64: Set T1CON,#5**
- **For Half Second Interrupts**
 - PR1 value = $(Fcy/64) * 0.5$
- **Turn on TMR1: Set T1CON,#TON**
- **Interrupt Service Routine Provided:**
 - Clear the interrupt Flag: T1IF in IFS0 register
 - Remember code gets here ever 0.5 Secs
 - Write code to blink the LED
- **After initialization, do nothing in main program**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 101




LAB3

- **Open Lab3.mcw workspace in MPLAB**
 - C:\rtc\103_ASP\Lab3.mcw
- **Edit code:**
 - Initialize Timer 1 for a delay of 500 mS
 - In Timer1 Interrupt Service Routine toggle LED
- **Compile Code**
- **Program Part on Explorer-16 using ICD2**
- **Run Code using ICD2**
- **See the LED BLINK!**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 102



LAB3 Summary


- Learned about Timer1 Peripheral
- Wrote code to Initialize Timer1 Peripheral
- Wrote an Interrupt Service Routine
- Got the Program to WORK!!

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class


Slide 103

Program Memory to Data Memory Access




Data Access from PM Using Table Instructions

- 24-bit Effective Address(EA) formation
 - Configuration space is accessed by setting TBLPAG<7> (i.e. EA<23>)
 - Only means of accessing configuration space



© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 105



TBLRDH Instructions

W Registers

W0	0x0000
W1	0x1002
W2	0x0003
W3	0x00FE
W13	0x101E
W14	0x0000
W15	0x2400

Instruction: TBLRDH [W1], W3

Tcy = 2

Program Mem. Space


24 bits		Addr.
0x00	0x0000	0x0
0x10	0x1000	0x2
...		...
0x00	0x0000	0x11000
0xFE	0xABCD	0x11002
...		...
0x00	0x0000	0x12000
0x00	0x0000	0x12002
...		...
0x00	0x0000	0x1FFFC
0x00	0x0000	0x1FFFE

EA = 01|1002 = 0x11002

[0x11002]<23:16> → W3

Address = 0 to 0xFFFFFE word aligned


© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 106



© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class



Slide 107




© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class


Slide 108






Data Access from PM Using Program Space Visibility

- 32 KB segment of PM may be mapped into the data memory address space
 - If PSV bit (CORCON<2>) is set and if SrcPointer (DM EA)<15> is '1' then data is accessed from PM



© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 111



MOV Instructions (PSV)


W Registers	Instruction	Tcy = 2	Program Mem. Space
W0 0x0000	MOV [W1], W3	PSVPAG = 0x02	24 bits
W1 0x9002			
W2 0x0003			Addr.
W3 0xABCD			0x00 0x0000 0x0
			0x10 0x1000 0x2
			0x00 0x0000 0x11000
			0xFE 0xABCD 0x11002
W13 0x101E			0x00 0x0000 0x12000
W14 0x0000			0x00 0x0000 0x12002
W15 0x2400			0x00 0x0000 0x1FFFC
			0x00 0x0000 0x1FFFE

EA = 01|1002 = 0x11002

[0x11002]<15:0> → W3

Address = 0 to 0x7FFFFE word aligned

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 112



Defining/Accessing PSV Constants

- Defining constants in PM for PSV, in assembly**

```

.section .const, psv
hello:
.ascii "Hello World!\n"

```
- Accessing PSV in assembly**

```

mov    #psvpage(hello),w0
mov    w0, PSVPAG    ; set PSVPAG address
bset.b CORCONL,#PSV ; enable PSV operation
mov    #psvoffset(hello),w0
mov.b  [w0++],w1     ;get first byte

```

© 2006 Microchip Technology Incorporated. All Rights Reserved. Class Slide 114



Usefulness of PSV

- PSV allows very large tables of data to be stored and accessed quickly & efficiently
- PSV provides a bridge to a common data/program address space (Von Neumann) but only when needed
- Example:
 - Large constant data for display
 - Sine Table

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 115




Data Access Overhead Using PSV

- PSV data fetch overhead:
 - Outside a REPEAT loop:
 - Data move ops, overhead = 1 cycle
 - ALU based ops, overhead = 2 cycles
 - Within a REPEAT loop:
 - Data pipelined, so overhead for all ops = 0 cycles
 - First & last iteration - data pipeline fill/flush
 - Data move ops, overhead = 1 cycle
 - ALU based ops, overhead = 2 cycles

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 116



Lab 4: The Task


- Use PSV to access Data String
- Transmit to Hyper Terminal when S3 pressed
- Data String: "Hello world!"

The diagram illustrates the hardware setup for the lab. On the left, a vertical rectangle represents the PIC24FJ128GA010 microcontroller. A small box labeled "TX2" is connected to the top of the microcontroller. A line connects the TX2 pin to a computer system on the right. The computer system consists of a monitor and a base unit. The monitor displays the text "Hello world!".

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 118



Hints for Lab 4

- **Defining constants in PM for PSV, in assembly**

```
.section .const, psv
hello:
    .ascii "Hello World!\n"
```

- **Accessing PSV in assembly**

```
mov    #psvpage(hello),w0
mov    wo, PSVPAG    ; set PSVPAG address
bset.b CORCONL,#PSV ; enable PSV operation
mov    #psvoffset(hello),w0
mov.b  [w0++],w1     ;get first byte

mov    w1,U2TXBUF
```

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 119




Summary

- **Learned 16-bit Architecture Basics**
- **Learned the Instruction Set**
- **Wrote three programs using the Assembly Language**
- **Brief overview of the Interrupts and Timer1 peripheral**
- **Learned about Program Memory Access**
- **Ready to take the advanced 16-bit Programming Classes**

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 120



References

- www.microchip.com/16bit
- dsPIC30F Programmer's Reference Manual – DS70030F
- dsPIC30F Family Reference Manual – DS70064C

© 2006 Microchip Technology Incorporated. All Rights Reserved.

Class

Slide 121

