

Section 35. Ethernet Controller

HIGHLIGHTS

This section of the manual contains the following major topics:

35.1	Introduction	
35.2	Ethernet Controller Overview	
35.3	Status and Control Registers	
35.4	Operation	
35.5	Ethernet Interrupts	
35.6	Operation in Power-Saving and Debug Modes	
35.7	Effects of Various Resets	
35.8	I/O Pin Control	
35.9	Related Application Notes	
35.10	Revision History	

35.1 INTRODUCTION

The Ethernet Controller is a bus master module that interfaces with an off-chip PHY in order to implement a complete Ethernet node in a system.

Following are some of the key features of this module:

- Supports 10/100 Mbps data transfer rates
- Supports Full-Duplex and Half-Duplex operation
- Supports Reduced Media Independent Interface (RMII) and Media Independent Interface (MII) PHY interface
- Supports MII Management (MIIM) PHY Management interface
- · Supports both manual and automatic flow control
- Supports Auto-MDIX and enabled PHYs
- · RAM descriptor based DMA operation for both receive and transmit path
- · Fully configurable interrupts
- · Configurable receive packet filtering
 - CRC Check
 - 64-byte Pattern Match
 - Broadcast, Multicast and Unicast packets
 - Magic Packet™
 - 64-bit Hash Table
 - Runt Packet
- Supports Packet Payload Checksum calculation
- · Supports various hardware statistics counters

35.2 ETHERNET CONTROLLER OVERVIEW

The Ethernet Controller provides the modules needed to implement a 10/100 Mbps Ethernet node using an external PHY chip. In order to offload the CPU from moving packet data to and from the module, internal descriptor-based DMA engines are included in the controller.


The Ethernet Controller consists of the following modules:

- Media Access Control (MAC) block: Responsible for implementing the MAC functions of the Ethernet specification.
- Flow Control (FC) block: Responsible for control of the transmission of PAUSE frames. Reception of PAUSE frames is handled within the MAC.
- RX Filter (RXF) block: This module performs filtering on every receive packet to determine whether each packet should be accepted or rejected.
- TX DMA/TX BM Engine: The TX DMA and TX Buffer Management engines perform data transfers from the memory (using descriptor tables) to the MAC Transmit Interface.
- RX DMA/RX BM Engine: The RX DMA and RX Buffer Management engines transfer receive packets from the MAC to the memory (using descriptor tables).

Figure 35-1 shows a block diagram of the Ethernet Controller.

Note: For detailed explanations of Ethernet operation, refer to AN1120 "*Ethernet Theory* of Operation", which is available from the Microchip web site (www.microchip.com), and the IEEE 802.3 specification (www.ieee.org).





35.3 STATUS AND CONTROL REGISTERS

The Ethernet Controller module consists of the following Special Function Registers (SFRs):

Controller and DMA Engine Configuration/Status Registers:

- ETHCON1: Ethernet Controller Control 1 Register
- ETHCON2: Ethernet Controller Control 2 Register
- ETHTXST: Ethernet Controller TX Packet Descriptor Start Address Register
- · ETHRXST: Ethernet Controller RX Packet Descriptor Start Address Register
- ETHIEN: Ethernet Controller Interrupt Enable Register
- ETHIRQ: Ethernet Controller Interrupt Request Register
- ETHSTAT: Ethernet Controller Status Register

RX Filtering Configuration Registers:

- ETHRXFC: Ethernet Controller Receive Filter Configuration Register
- ETHHT0: Ethernet Controller Hash Table 0 Register
- ETHHT1: Ethernet Controller Hash Table 1 Register
- ETHPMM0: Ethernet Controller Pattern Match Mask 0 Register
- ETHPMM1: Ethernet Controller Pattern Match Mask 1 Register
- ETHPMCS: Ethernet Controller Pattern Match Checksum Register
- ETHPMO: Ethernet Controller Pattern Match Offset Register

Flow Control Configuring Register:

• ETHRXWM: Ethernet Controller Receive Watermarks Register

Ethernet Statistics Registers:

- · ETHRXOVFLOW : Ethernet Controller Receive Overflow Statistics Register
- · ETHFRMTXOK : Ethernet Controller Frames Transmitted OK Statistics Register
- · ETHSCOLFRM : Ethernet Controller Single Collision Frames Statistics Register
- ETHMCOLFRM : Ethernet Controller Multiple Collision Frames Statistics Register
- ETHFRMRXOK : Ethernet Controller Frames Received OK Statistics Register
- · ETHFCSERR: Ethernet Controller Frame Check Sequence Error Statistics Register
- ETHALGNERR: Ethernet Controller Alignment Errors Statistics Register

MAC Configuration Registers:

- EMACxCFG1: Ethernet Controller MAC Configuration 1 Register
- EMACxCFG2: Ethernet Controller MAC Configuration 2 Register
- · EMACxIPGT: Ethernet Controller MAC Back-to-Back Interpacket Gap Register
- · EMACxIPGR: Ethernet Controller MAC Non-Back-to-Back Interpacket Gap Register
- EMACxCLRT: Ethernet Controller MAC Collision Window/Retry Limit Register
- · EMACxMAXF: Ethernet Controller MAC Maximum Frame Length Register
- EMACxSUPP: Ethernet Controller MAC PHY Support Register
- EMACxTEST: Ethernet Controller MAC Test Register
- EMACxSA0: Ethernet Controller MAC Station Address 0 Register
- EMACxSA1: Ethernet Controller MAC Station Address 1 Register
- EMACxSA2: Ethernet Controller MAC Station Address 2 Register

MII Management Registers:

- EMACxMCFG: Ethernet Controller MAC MII Management Configuration Register
- EMACxMCMD: Ethernet Controller MAC MII Management Command Register
- EMACxMADR: Ethernet Controller MAC MII Management Address Register
- EMACxMWTD: Ethernet Controller MAC MII Management Write Data Register
- · EMACxMRDD: Ethernet Controller MAC MII Management Read Data Register
- · EMACxMIND: Ethernet Controller MAC MII Management Indicators Register

Table 35-1 provides a brief summary of the Ethernet Controller registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

Table 3		Bit	Bit	ister Sum Bit	Bit	Bit	Bit	Bit	Bit	Bit			
Offset	Name	Range	31/23/15/7	ыц 30/22/14/6	29/21/13/5	28/20/12/4	27/19/11/3	26/18/10/2	25/17/9/1	24/16/8/0			
0x0000	ETHCON1 ^(1,2,3)	31:24				PTV <	:15:8>						
		23:16		PTV <7:0>									
		15:8	ON	FRZ	SIDL	—	—		TXRTS	RXEN			
		7:0	AUTOFC	_		MANFC	—		_	BUFCDEC			
0x0010	ETHCON2 ^(1,2,3)	31:24	_		_	—	_			—			
		23:16	_	_		_	—		_	—			
		15:8	_		_	—	_	-	RXBUFSZ<6:4>	•			
		7:0		RXBUF	SZ<3:0>		—		—	—			
0x0020	ETHTXST ^(1,2,3)	31:24				TXSTADD	R<31:24>						
		23:16				TXSTADD	R<23:16>						
		15:8				TXSTAD	DR<15:8>						
		7:0			TXSTADI)R<7:2>			—	—			
0x0030	ETHRXST ^(1,2,3)	31:24				RXSTADD	R<31:24>						
		23:16				RXSTADD	R<23:16>						
		15:8				RXSTADI	DR<15:8>						
		7:0			RXSTAD)R<7:2>			—				
0x0040	ETHHT0 ^(1,2,3)	31:24				HT<3	1:24>						
		23:16				HT<2	3:16>						
		15:8				HT<1	15:8>						
		7:0				HT<	7:0>						
0x0050	ETHHT1 ^(1,2,3)	31:24				HT<6	3:56>						
		23:16											
		15:8		HT<55:48> HT<47:40>									
		7:0	H1<4/?40> HT<39:32>										
0x0060	ETHPMM0 ^(1,2,3)	31:24	PMM<31:24>										
0,0000		23:16	PMM<31.242 PMM<23:16>										
		15:8				PMM<							
		7:0				PMM							
0×0070	ETHPMM1 ^(1,2,3)	31:24				PMM<							
0,0070		23:16				PMM<							
		15:8				PMM<							
		7:0				PMM<							
0×0080	ETHPMCS ^(1,2,3)	31:24											
0x0080		23:16	_		_	_	_	_		_			
		15:8	_	_		PMCS	~15:0>	_	_				
		7:0				PMCS							
020000	ETHPMO ^(1,2,3)	31:24				FINICE							
0x0090			_	_			_			_			
		23:16 15:8	—	—		 PMO<		-	—	_			
000 0.0	ETHRXFC ^(1,2,3)	7:0				PMO							
UXUUAU	EINKAFU	31:24	_	_	_	_	_		_				
		23:16	-	-			_		—				
		15:8	HTEN	MPEN	-	NOTPM		PMMOE		BOEN			
	ETUD: (14/14/12/3)	7:0	CRCERREN	CRCOKEN	RUNTERREN	RUNTEN	UCEN	NOTMEEN	MCEN	BCEN			
OXOORO	ETHRXWM ^(1,2,3)	31:24	_	—	—	-	-	_	_	_			
		23:16				RXFWI	vi<7:U>						
		15:8	_		—			_	_	_			
	(1 0 0)	7:0					M<7:0>						
0x00C0	ETHIEN ^(1,2,3)	31:24	_		_	_	—						
		23:16			—	_	—			—			
		15:8	_	TXBUSEIE	RXBUSEIE	_	—	_	EWMARKIE	FWMARKIE			
	1	7:0	RXDONEIE	PKTPENDIE	RXACTIE		TXDONEIE	TXABORTIE	RXBUFNAIE	RXOVFLWIE			

Table 35-1. Ethornot Controllor Pogistor Summary

Note

This register has an associated Clear register at an offset of 0x4 bytes. These registers have the same name with CLR appended to the end of the register name (e.g., ETHCON1CLR). Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

This register has an associated Set register at an offset of 0x8 bytes. These registers have the same name with SET appended to the end of the reg-ister name (e.g., ETHCON1SET). Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set 2:

register should be ignored. This register at an offset of 0xC bytes. These register will set valid bits in the associated register. Reads non the set register should be ignored. 3:

Address Offset	Name	Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
0x00D0	ETHIRQ ^(1,2,3)	31:24		_	—	_	_	_	_	_		
		23:16	_		_	—	_	_	—	_		
		15:8	_	TXBUSE	RXBUSE	—	_	_	EWMARK	FWMARK		
		7:0	RXDONE	PKTPEND	RXACT	_	TXDONE	TXABORT	RXBUFNA	RXOVFLW		
0x00E0	ETHSTAT	31:24	_	—	_	_	_	—	—	_		
		23:16				BUFCN	IT<7:0>		•			
		15:8		_		—	_	—	—	_		
		7:0	ETHBUSY	TXBUSY	RXBUSY	—	_	_	—	_		
0x0100	ETHRXOVFLOW ^(1,2,3)	31:24	_	_		_	_	_	—	_		
		23:16	_	—	—	_	—	—	—	_		
		15:8				RXOVFLW	CNT<15:8>		•			
		7:0				RXOVFLW	/CNT<7:0>					
0x0110	ETHFRMTXOK ^(1,2,3)	31:24	_	_	—	—	—	—	—			
		23:16	_		_	—	_		—	_		
		15:8				FRMTXOK	CNT<15:8>					
		7:0				FRMTXOK	(CNT<7:0>					
0x0120	ETHSCOLFRM ^(1,2,3)	31:24	_		—	_	_	—	—			
		23:16	_	_		_	_	_	_	_		
		15:8				SCOLFRM	CNT<15:8>					
		7:0				SCOLFRM	ICNT<7:0>					
0x0130	ETHMCOLFRM ^(1,2,3)	31:24	_	_	—	—	_		—	_		
		23:16					_	_	_	_		
		15:8	MCOLFRMCNT<15:8>									
		7:0				MCOLFRM	1CNT<7:0>					
0x0140	ETHFRMRXOK ^(1,2,3)	31:24	_	_	_	—	_	_	_	_		
		23:16	_	_		_	_	_	_	_		
		15:8				FRMRXOK	CNT<15:8>					
		7:0				FRMRXOK						
0x0150	ETHFCSERR ^(1,2,3)	31:24	_	_	—	—	_		—	_		
		23:16	_	_		_	_	_	_	_		
		15:8				FCSERRC	NT<15:8>					
		7:0										
0x0160	ETHALGNERR ^(1,2,3)	31:24	_	_	—	_	_	_	—	_		
		23:16					_	_	_	_		
		15:8				ALGNERR	CNT<15:8>					
		7:0				ALGNERR						
0x0200	EMACxCFG1 ^(1,2,3)	31:24	_	_	_	—	_		—	_		
		23:16	_	_		_	_	_	_	_		
		15:8	SOFTRESET	SIMRESET		_	RESETRMCS	RESETRFUN	RESETTMCS	RESETTFUN		
		7:0	_	_	_	LOOPBACK	TXPAUSE					
0x0210	EMACxCFG2 ^(1,2,3)	31:24	_	_	_	_	_	_	_	_		
		23:16	_	_		_	_	_	_	_		
		15:8	_	EXCESSDFR	BPNOBKOFF	NOBKOFF	_	_	LONGPRE	PUREPRE		
		7:0	AUTOPAD	VLANPAD	PADENABLE	CRCENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPLX		
0x0220	EMACxIPGT ^(1,2,3)	31:24	_	_	_	_	_	_	_	_		
		23:16	_	_	_	_	_	_	_	_		
		15:8	_	_	_	_	_	_	_	_		
		7:0	_			B	2BIPKTGP<6:0	>				
0x0230	EMACxIPGR ^(1,2,3)	31:24		_	_	_		_	_	_		
		23:16	_	_	_	_	_	_	_	_		
		15:8				NF	32BIPKTGP1<6	0>		•		

Table 35-1: Ethernet Controller Register Summary (Continued)

Legend: — = unimplemented, read as '0'. Address offset values are shown in hexadecimal. Note 1: This register has an associated Clear register at an offset of 0x4 bytes. These register at an offset of 0x4 bytes.

1: This register has an associated Clear register at an offset of 0x4 bytes. These registers have the same name with CLR appended to the end of the register name (e.g., ETHCON1CLR). Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

This register has an associated Set register at an offset of 0x8 bytes. These registers have the same name with SET appended to the end of the register name (e.g., ETHCON1SET). Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

3: This register has an associated Invert register at an offset of 0xC bytes. These registers have the same name with INV appended to the end of the register name (e.g., ETHCON1INV). Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

Address Offset	Name	Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
0x0240	EMACxCLRT ^(1,2,3)	31:24	_		—	_	_	—	—	—	
		23:16	_	_		_	_	_		—	
		15:8	_				CWINDO)W<5:0>			
		7:0	_		—	_		RETX	<3:0>		
0x0250	EMACxMAXF ^(1,2,3)	31:24	_		_	-	_	—	—	_	
		23:16	_		_	_	_	—	_	_	
		15:8				MACMAX	<f<15:8></f<15:8>				
		7:0				MACMA	XF<7:0>				
0x0260	EMACxSUPP ^(1,2,3)	31:24	_		—	_	_	—	—	_	
		23:16	_		_	_	_	—	_	_	
		15:8	_	_	_	—	RESETRMII	_	_	SPEEDRMI	
		7:0	_	_		_	_	_		_	
0x0270	EMACxTEST ^(1,2,3)	31:24	_	_			_			_	
		23:16	_	_			_			_	
		15:8	_	_			_			_	
		7:0	_	_			_	TESTBP	TESTPAUSE	SHRTQNTA	
0x0280	EMACxMCFG ^(1,2,3)	31:24		_		<u> </u>	_	_	_	_	
0.0200		23:16		_		<u> </u>	_			_	
			RESETMGMT	_		<u> </u>	_			_	
		7:0	_			CLKSE	EL<3:0>		NOPRE	SCANINC	
0x0290	EMACxMCMD ^(1,2,3)	31:24	_	_		-	_	_	-		
0X0200		23:16		_							
		15:8									
		7:0					_	_	SCAN	READ	
0x0240	EMACxMADR ^(1,2,3)	31:24	_	_			_		-	— —	
070270		23:16									
		15:8						PHYADDR<4:0			
		7:0									
020200	EMACxMWTD ^(1,2,3)	31:24					1				
0x02D0		23:16									
		15:8	_	_	_	MWTD		—	_	_	
		7:0				MWTE					
02000	EMACxMRDD ^(1,2,3)	31:24				1					
0x02C0				_	—	-	-			_	
		23:16 15:8	_	_		MRDD				_	
02000	EMACxMIND ^(1,2,3)	7:0)<7:0>				
0X02D0		31:24				_	-			_	
		23:16								_	
		15:8	_	_			-		-	-	
	EVANO (123)	7:0		_	—		LINKFAIL	NOTVALID	SCAN	MIIMBUSY	
0x0300	EMACxSA0 ^(1,2,3)	31:24		_	—		_		—		
		23:16	_	_	—			—	—	—	
		15:8					R6<7:0>				
	(4.0.0)	7:0				STNADD)R5<7:0>				
0x0310	EMACxSA1 ^(1,2,3)	31:24	_		_	_	-	_	_	—	
		23:16	_	_		—	—	—			
		15:8)R4<7:0>				
		7:0				STNADD)R3<7:0>				
0x0320	EMACxSA2 ^(1,2,3)	31:24	_	_	—		_	—	—		
		23:16	—	_	—	—	—	—	—	_	
		15:8				STNADE)R2<7:0>				
		7:0				STNADD)R1<7:0>				

Table 35-1. Ethornot Controllor Pagistor Summary (Continued)

Legend: Note

— = unimplemented, read as '0'. Address offset values are shown in hexadecimal. This register has an associated Clear register at an offset of 0x4 bytes. These registers have the same name with CLR appended to the end of the register name (e.g., ETHCON1CLR). Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the 1: Clear register should be ignored.

This register has an associated Set register at an offset of 0x8 bytes. These registers have the same name with SET appended to the end of the reg-ister name (e.g., ETHCON1SET). Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set 2: register should be ignored.

This register has an associated Invert register at an offset of 0xC bytes. These registers have the same name with INV appended to the end of the register name (e.g., ETHCON1INV). Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored. 3:

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTV<	15:8>			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PTV<	:7:0>			
bit 23							bit 16
							DAMO
R/W-0	R/W-0	R/W-0	r-x	r-x	r-x	R/W-0	R/W-0 RXEN ⁽⁴⁾
ON hit 15	FRZ	SIDL		—		TXRTS	
bit 15							bit 8
R/W-0	r-x	r-x	R/W-0	r-x	r-x	r-x	R/W-0
AUTOFC	_	_	MANFC	_		_	BUFCDEC
bit 7							bit C
oit 31-16	PAUSE Time		Value bits or Flow Control. written when R	XEN (ETHCO)	V1<8>) is not s	et.	
	These bits an	e used for Flov	v Control operat	ions only.			
bit 15	ON: Ethernet	ON bit					
		module is enat module is disa					
bit 14	FRZ: Etherne	et Freeze bit					
			en during Debug Jes to run during				
bit 13	1 = Ethernet		Mode bit ers are frozen du ers continue duri				
bit 12-10		laintain as '0'; i					
			-				
a		in the Clear re	d Clear register gister will clear				

- 2: This register has an associated Set register (ETHCON1SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
- **3:** This register has an associated Invert register (ETHCON1INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
- **4:** It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

Register 35	-1: ETHCON1: Ethernet Controller Control 1 Register ^(1,2,3) (Continued)
bit 9	TXRTS: Transmit Request to Send bit
	 1 = Activate the transmit logic and send the packet(s) defined in the TX EDT 0 = Stop transmit (when cleared by software) or transmit done (when cleared by hardware)
	After the bit is written with a '1', it will clear to a '0' whenever the transmit logic has finished transmitting the requested packets in the Ethernet Descriptor Table (EDT). If a '0' is written by the CPU, the transmit logic finishes the current packet's transmission and then stops any further.
	This bit affects TX operations only.
bit 8	RXEN: Receive Enable bit ⁽⁴⁾
	 1 = Enable RX logic, packets are received and stored in the RX buffer as controlled by the filter configuration 0 = Disable RX logic, no packets are received in the RX buffer
	This bit affects RX operations only.
bit 7	AUTOFC: Automatic Flow Control bit
	 1 = Automatic flow control enabled 0 = Automatic flow control disabled
	Setting this bit will enable automatic flow control. If set, the full and empty watermarks are used to automatically enable and disable the flow control, respectively. When the number of received buffers BUFCNT (ETHSTAT<16:23>) rises to the full watermark, flow control is automatically enabled. When the BUFCNT falls to the empty watermark, flow control is automatically disabled.
	This bit is used for flow control operations only and affects both TX and RX operations.
bit 6-5	Reserved: Maintain as '0'; ignore read
bit 4	MANFC: Manual Flow Control bit
	 1 = Manual Flow Control enabled 0 = Manual Flow Control disabled
	Setting this bit will enable manual flow control. If set, the flow control logic will send a PAUSE frame using the PAUSE timer value in the PTV register. It will then resend a PAUSE frame every 128 * PTV<15:0>/2 TX clock cycles until the bit is cleared.
	Note that for 10 Mbps operation, TX clock runs at 2.5 MHz. For 100 Mbps operation, TX clock runs at 25 MHz.
	When this bit is cleared, the Flow Control logic will automatically send a PAUSE frame with a 0x0000 PAUSE timer value to disable flow control.
	This bit is used for flow control operations only and affects both TX and RX operations.
bit 3-1	Reserved: Maintain as '0'; ignore read
bit 0	BUFCDEC: Descriptor Buffer Count Decrement bit
	The BUFCDEC bit is a write-1 bit that reads out '0'. When written with '1', BUFCNT, the Descriptor Buffer Counter, will decrement by one. If the BUFCNT counter is incremented by the RX logic at the same time that this bit is written, the BUFCNT value will remain unchanged. Writing '0' will have no effect.
	This bit is used for RX operations only.
Note 1:	This register has an associated Clear register (ETHCON1CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
	This register has an associated Set register (ETHCON1SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
3:	This register has an associated Invert register (ETHCON1INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
4:	It is not recommended to clear the RXEN bit and then make changes to any RX related field/register. The Ethernet Controller must be reinitialized (ON cleared to '0'), and then the RX changes applied.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—		_	_	_		
it 31							bit 24
					- V		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
 bit 23			_				 bit 16
)IT ∠J							DICTO
r-x	r-x	r-x	r-x	r-x	R/W-0	R/W-0	R/W-0
_			_			RXBUFSZ<6:4	>
oit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	r-x	r-x	r-x	r-x
		FSZ<3:0>		—	_	_	_
bit 7							bit 0
Legend:		· · · · · ·					
R = Readat		W = Writable b		P = Program		r = Reserved	bit
J = Unimpi	lemented bit	-n = Bit Value	at POR: ('0', '1'	, x = Unknow	wn)		
	0x02 = RX d 0x03 = RX d •	erved data Buffer size f data Buffer size f data Buffer size f data Buffer size f	for descriptors is for descriptors is	s 32 bytes s 48 bytes	ŝ		
	• • • • *7F = RX d	lata Buffer size f	for descriptors i	< 2032 bytes			
bit 3-0		/laintain as '0'; ig		J 2002			
	•	-	J				
	This register has any bit position register should b	in the Clear reg					
2:	This register has bit position in th should be ignore	he Set register v					
-							
3:		as an associated in the Invert reg be ignored.					
	any bit position i	in the Invert reg be ignored.	gister will invert				

5: These bits may only be changed while RXEN (ETHCON1<8>) = 0.

Ethernet Controller

Register 35-3:	EIHIXS	ETHIXSI: Ethernet Controller TX Packet Descriptor Start Address Register (12,0,-,-)										
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			TXSTAD	DR<31:24>								
bit 31							bit 24					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			TXSTAD	DR<23:16>								
bit 23							bit 16					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0					
			TXSTAL	DDR<15:8>								
bit 15							bit 8					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	r-0	r-0					
		TXSTAD)DR<7:2>			_	_					
bit 7							bit 0					
Legend:												
R = Readable	bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bi	t					
U = Unimplem	ented bit	-n = Bit Value at POR: ('0', '1', x = Unknown)										

Register 35-3: ETHTXST: Ethernet Controller TX Packet Descriptor Start Address Register^(1,2,3,4,5)

bit 31-2**TXSTADDR<31:2>:** Starting Address of First Transmit Descriptor bitsThis register should not be written while any transmit, receive or DMA operations are in progress.This address must be 4-byte aligned (i.e., bits 1-0 must be '00').

- bit 1-0 **Reserved:** Maintain as '0'; ignore read
 - **Note 1:** This register has an associated Clear register (ETHTXSTCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHTXSTSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHTXSTINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for TX operations only.
 - 5: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

Register 35-4:	ETHRXS	T: Ethernet Con	troller RX Pa	icket Descripto	r Start Addre	ess Register ^{(1,2,}	3,4,5)
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RXSTAD	DR<31:24>			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RXSTAD	DR<23:16>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RXSTAI	DDR<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	r-0	r-0
		RXSTAD	DR<7:2>			_	_
bit 7						·	bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	P = Programr	nable bit	r = Reserved	bit
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknow	n)		

bit 31-2 RXSTADDR<31:2>: Starting Address of First Receive Descriptor bits This register should not be written while any transmit, receive or DMA operations are in progress. This address must be 4-byte aligned (i.e., bits 1-0 must be '00').

bit 1-0 Reserved: Maintain as '0'; ignore read

- Note 1: This register has an associated Clear register (ETHRXSTCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHRXSTSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHRXSTINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: This register will be updated by hardware with the last descriptor used by the last successfully transmitted packet.

Register 35-5:	EINHIU:	Ethernet Contr	oller Hash Ta	able u Register	(.,_,,,,,,,,,,		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT<	31:24>			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT<	23:16>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT•	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT	<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bi	it
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0',	1', x = Unknow	n)		

Register 35-5: ETHHT0: Ethernet Controller Hash Table 0 Register^(1,2,3,4,5)

bit 31-0 HT<31:0>: Hash Table Bytes 0-3 bits

- **Note 1:** This register has an associated Clear register (ETHTXSTCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHTXSTSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ETHTXSTINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: These bits may only be changed while RXEN (ETHCON1<8>) = 0 or HTEN (ETHRXFC<15>) = 0.

Register 35-6:	ETHHT1:	Ethernet Contr	oller Hash Ta	able 1 Register	(1,2,3,4,5)		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT<	63:56>			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT<	55:48>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT<	47:40>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			HT<	39:32>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bit	
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		

bit 31-0 HT<63:32>: Hash Table Bytes 4-7 bits

- **Note 1:** This register has an associated Clear register (ETHHT1CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHHT1SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHHT1INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: These bits may only be changed while RXEN (ETHCON1<8>) = 0 or HTEN (ETHRXFC<15>) = 0.

Register 35-7:	EIHPMM	0: Ethernet Co	ntroller Patte	rn Match Mask	0 Register	,2,0,4,0)	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMM	<31:24>			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMM	<23:16>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMN	1<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PM	M<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bit	
U = Unimpleme	ented bit	-n = Bit Value					
bit 31-24	PMM<31:24	>: Pattern Match	n Mask 3 bits				

ETHPMMO: Ethernet Controller Pattern Match Mask 0 Register^(1,2,3,4,5) Pagistar 25 7.

bit 23-16 PMM<23:16>: Pattern Match Mask 2 bits

bit 15-8 PMM<15:8>: Pattern Match Mask 1 bits

bit 7-0 PMM<7:0>: Pattern Match Mask 0 bits

- Note 1: This register has an associated Clear register (ETHPMM0CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHPMM0SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHPMM0INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: These bits may only be changed while RXEN (ETHCON1<8>) = 0 or PMMODE (ETHRXFC<11:8>) = 0.

Register 35-8: ETHPMM1: Ethernet Controller Pattern Match Mask 1 Register ^(1,2,3,4,5)								
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PMM	<63:56>				
bit 31							bit 24	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PMM	<55:48>				
bit 23							bit 16	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PMM	<47:40>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			PMM	<39:32>				
bit 7							bit (
Legend:								
R = Readable b	bit	W = Writable bit P = Programmable bit			r = Reserved bit			
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknow	n)			

bit 31-24 PMM<63:56>: Pattern Match Mask 7 bits

bit 23-16 **PMM<55:48>:** Pattern Match Mask 6 bits

bit 15-8 **PMM<47:40>:** Pattern Match Mask 5 bits

bit 7-0 PMM<39:32>: Pattern Match Mask 4 bits

- **Note 1:** This register has an associated Clear register (ETHPMM1CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHPMM1SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ETHPMM1INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: These bits may only be changed while RXEN (ETHCON1<8>) = 0 or PMMODE (ETHRXFC<11:8>) = 0.

Register 35-9: ETHPMCS: Ethernet Controller Pattern Match Checksum Register (1-0-0-0)							
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	—	_	_	_	—	_
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	_	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMC	S<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMC	:S<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	P = Programr	nable bit	r = Reserved bit	
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0',	1', x = Unknow	n)		

Register 35-9: ETHPMCS: Ethernet Controller Pattern Match Checksum Register^(1,2,3,4,5)

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-8 **PMCS<15:8>:** Pattern Match Checksum 1 bits

bit 7-0 PMCS<7:0>: Pattern Match Checksum 0 bits

- **Note 1:** This register has an associated Clear register (ETHPMCSCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHPMCSSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ETHPMCSINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: These bits may only be changed while RXEN (ETHCON1<8>) = 0 or PMMODE (ETHRXFC<11:8>) = 0.

Register 35-1	0: ETHPMO	: Ethernet Cont	roller Patteri	n Match Offset	Register ^{(1,2,3}	3,4,5)	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—	—	—	—	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
					—	—	
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PMC)<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PM	O<7:0>			
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bit	
U = Unimplen	nented bit	-n = Bit Value	at POR: ('0',	1', x = Unknow	n)		

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 PMO<15:0>: Pattern Match Offset 1 bits

- **Note 1:** This register has an associated Clear register (ETHPMOCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHPMOSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHPMOINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: These bits may only be changed while RXEN (ETHCON1<8>) = 0 or PMMODE (ETHRXFC<11:8>) = 0.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—		—
bit 31							bit 2
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
-		I-x	I-A	<u> </u>	I-X	<u> </u>	1- <u>x</u>
bit 23							bit 1
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HTEN	MPEN	10,00-0	NOTPM	10,00-0	PMMOE		10/00-0
bit 15			NOTIM				bit
	5444.6	-		-			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCERRE	N CRCOKEN	RUNTERREN	RUNTEN	UCEN	NOTMEEN	MCEN	BCEN
oit 7							bit
_egend:							
R = Readal	ble bit	W = Writable bit	t	P = Program	mable bit	r = Reserved	bit
J = Unimpl	emented bit	-n = Bit Value at	t POR: ('0', '1'	•			
vit 15	HTEN: Enabl 1 = Enable H 0 = Disable H	aintain as 'o', ign e Hash Table Filt ash Table Filterin lash Table Filterin c Packet™ Enable	ering bit g ng				
bit 15 bit 14 bit 13	HTEN: Enabl 1 = Enable H. 0 = Disable H MPEN: Magio 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patt 1 = The Patte 0 = The Patte This bit deter	e Hash Table Filte ash Table Filterin lash Table Filterin c Packet™ Enable agic Packet Filter lagic Packet Filter aintain as '0', ign tern Match Invers rn Match Checks m Match Checks mines whether P	ering bit g ng e bit ring ore read ion bit sum must NOT sum must mate	ch for a succe	ssful Pattern M	atch to occur	
bit 31-16 bit 15 bit 14 bit 13 bit 12 Note 1:	HTEN: Enable 1 = Enable H. 0 = Disable H MPEN: Magic 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patt 1 = The Patte 0 = The Patte This bit deter Match to occu	e Hash Table Filte ash Table Filterin lash Table Filterin c Packet ™ Enable agic Packet Filter lagic Packet Filter aintain as '0', ign ern Match Invers rm Match Checks mines whether P ur. s an associated C n the Clear regis	ering bit g ng e bit ring ore read ion bit sum must NOT sum must mate attern Match	ch for a succe Checksum mi (ETHRXFCCL	ssful Pattern M ust match in or R) at an offset	atch to occur der for a succ of 0x4 bytes. V	essful Patte Writing a '1'
bit 15 bit 14 bit 13 bit 12 Note 1:	HTEN: Enable 1 = Enable H. 0 = Disable H MPEN: Magid 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patte 1 = The Pattee 0 = The Pattee This bit detern Match to occu This register has any bit position is register should b	e Hash Table Filterin ash Table Filterin lash Table Filterin c Packet ™ Enable agic Packet Filter lagic Packet Filter aintain as '0', ign ern Match Invers mines whether P ur. an associated C n the Clear regis be ignored. an associated So e Set register wil	ering bit g ng e bit ring ore read ion bit sum must NOT sum must mat Pattern Match Clear register (ter will clear v et register (ET	ch for a succe Checksum mu (ETHRXFCCL /alid bits in the THRXFCSET)	ssful Pattern M ust match in or R) at an offset associated re at an offset of 0	atch to occur der for a succ of 0x4 bytes. V gister. Reads f x8 bytes. Writi	essful Patte Writing a '1' from the Cle
oit 15 oit 14 oit 13 oit 12 Note 1: 2:	HTEN: Enabl 1 = Enable H. 0 = Disable H MPEN: Magio 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patt 1 = The Patte 0 = The Patte This bit deter Match to occu This register has any bit position in register should b This register has bit position in th should be ignore This register has	e Hash Table Filtering ash Table Filtering ash Table Filtering C Packet™ Enable agic Packet Filter agic Packet Filter aintain as 'o', ign ern Match Invers m Match Checks mines whether P ur. an associated C n the Clear regis be ignored. an associated Si e Set register will an associated Ir n the Invert register	ering bit g g e bit ring ore read ion bit sum must NOT sum must NOT sum must nate 'attern Match Clear register (ter will clear w et register (ET Il set valid bits	ch for a succe Checksum mu (ETHRXFCCL valid bits in the THRXFCSET) s in the assoc	ssful Pattern Ma ust match in or R) at an offset associated reg at an offset of 0 iated register. I	atch to occur der for a succ of 0x4 bytes. V gister. Reads f x8 bytes. Writi Reads from th of 0xC bytes. V	Writing a '1' from the Cle ng a '1' to an le Set regist Writing a '1'
Dit 15 Dit 14 Dit 13 Dit 12 Note 1: 2: 3:	HTEN: Enable 1 = Enable H. 0 = Disable H MPEN: Magic 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patte 1 = The Patte 0 = The Patte This bit deter Match to occu This register has any bit position in register should b This register has bit position in th should be ignore This register has any bit position i register should b	e Hash Table Filtering ash Table Filtering ash Table Filtering C Packet™ Enable agic Packet Filter agic Packet Filter aintain as 'o', ign ern Match Invers m Match Checks mines whether P ur. an associated C n the Clear regis be ignored. an associated Si e Set register will an associated Ir n the Invert register	ering bit g ng e bit ring ore read ion bit sum must NOT sum must MOT sum must mate rattern Match Clear register (ET ll set valid bits nvert register ter will invert v	ch for a succe Checksum mu (ETHRXFCCL valid bits in the THRXFCSET) s in the assoc	ssful Pattern Ma ust match in or R) at an offset associated reg at an offset of 0 iated register. I	atch to occur der for a succ of 0x4 bytes. V gister. Reads f x8 bytes. Writi Reads from th of 0xC bytes. V	Writing a '1' from the Cle ng a '1' to a le Set regist Writing a '1'
bit 15 bit 14 bit 13 bit 12 Note 1: 2: 3: 3:	HTEN: Enable 1 = Enable H. 0 = Disable H MPEN: Magic 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patt 1 = The Patte 0 = The Patte This bit deter Match to occu This register has any bit position in register should b This register has bit position in th should be ignore This register has any bit position i register should b this register has any bit position i	e Hash Table Filterin ash Table Filterin lash Table Filterin c Packet ™ Enable agic Packet Filter lagic Packet Filter aintain as '0', ign ern Match Invers match Checks mines whether P ur. an associated C n the Clear regis be ignored. an associated Se e Set register will d. an associated Ir n the Invert regis be ignored.	ering bit g ng e bit ring ore read ion bit sum must NOT sum must NOT sum must NOT sum must nate attern Match Clear register (ET Il set valid bits nvert register ter will invert v ations only.	ch for a succe Checksum mu (ETHRXFCCL valid bits in the "HRXFCSET) s in the assoc (ETHRXFCIN valid bits in the	ssful Pattern Ma ust match in or associated reg at an offset of 0 iated register. I /) at an offset of associated reg	atch to occur der for a succ of 0x4 bytes. V gister. Reads f x8 bytes. Writi Reads from th of 0xC bytes. V	Writing a '1' from the Cle ng a '1' to a le Set regist Writing a '1'
bit 15 bit 14 bit 13 bit 12 Note 1: 2: 3: 4: 5:	HTEN: Enable 1 = Enable H. 0 = Disable H MPEN: Magid 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patte 1 = The Patte 0 = The Patte This bit deter Match to occu This register has any bit position i register should b This register has bit position in th should be ignore This register has any bit position i register should b This register has any bit position i this register is u These bits may of	e Hash Table Filterin ash Table Filterin lash Table Filterin c Packet ™ Enable agic Packet Filter lagic Packet Filter lagic Packet Filter aintain as '0', ign ern Match Invers rm Match Checks mines whether P ar. an associated C n the Clear regis be ignored. an associated Se e Set register will ad. an associated In n the Invert regis be ignored. as an associated In n the Invert regis	ering bit g ng e bit ring ore read ion bit sum must NOT sum must NOT sum must mate Pattern Match Clear register (ET Il set valid bits nvert register ter will invert v ations only.	ch for a succes Checksum mu (ETHRXFCCL valid bits in the THRXFCSET) s in the assoc (ETHRXFCIN valid bits in the ETHCON1<8>	ssful Pattern Ma ust match in or associated reg at an offset of 0 iated register. I V) at an offset of associated reg	atch to occur der for a succ of 0x4 bytes. V gister. Reads f x8 bytes. Writi Reads from th of 0xC bytes. V	Writing a '1' from the Cle ng a '1' to a le Set regist
oit 15 oit 14 oit 13 oit 12 Note 1: 2: 3: 3: 4: 5:	HTEN: Enable 1 = Enable H. 0 = Disable H MPEN: Magio 1 = Enable M 0 = Disable M Reserved: M NOTPM: Patte 1 = The Patte 0 = The Patte This bit deter Match to occu This register has bit position in register should b This register has bit position in th should be ignore This register has any bit position in register should b This register has bit position in th should be ignore This register has any bit position i register should b This register has any bit position i register should b This register has any bit position i register should b This register is u These bits may of XOR = true when	e Hash Table Filterin ash Table Filterin lash Table Filterin c Packet ™ Enable agic Packet Filter agic Packet Filter aintain as '0', ign ern Match Invers match Checks mines whether P ur. an associated C n the Clear regis be ignored. an associated Se e Set register will d. an associated Ir n the Invert regis be ignored. as an associated Ir n the Invert regis be ignored. as an associated Ir n the Invert regis	ering bit g yg e bit ring ore read ion bit sum must NOT sum must NOT sum must MAT clear register (ET ll set valid bits nvert register (ET ll set valid bits nvert register valid bits nvert register (ET ter will invert valid bits nvert register (ET lear valid bits nvert register (ET lear valid bits nvert register (ET lear valid bits nvert register (ET lear valid bits	ch for a succes Checksum mu (ETHRXFCCL valid bits in the THRXFCSET) s in the assoc (ETHRXFCIN valid bits in the ETHCON1<8> ion is true, but	ssful Pattern Ma ust match in or R) at an offset of associated reg at an offset of 0 iated register. I V) at an offset of associated reg	atch to occur der for a succ of 0x4 bytes. V gister. Reads f x8 bytes. Writi Reads from th of 0xC bytes. V	Writing a '1' from the Cle ng a '1' to a le Set regis Writing a '1'

Register 3	5-11: ETHRXFC: Ethernet Controller Receive Filter Configuration Register ^(1,2,3,4,5) (Continued)
bit 11-8	PMMODE<3:0>: Pattern Match Mode bits
	0000 = Pattern Match is disabled; pattern match is always unsuccessful
	0001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) ⁽⁶⁾
	0010 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND (Destination Address = Station Address) ⁽⁶⁾
	0011 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND
	(Destination Address = Station Address) ⁽⁶⁾
	0100 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND
	(Destination Address = Unicast Address) ⁽⁶⁾
	0101 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND
	(Destination Address = Unicast Address) ⁽⁶⁾ 0110 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND
	(Destination Address = Broadcast Address) ⁽⁶⁾
	0111 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND
	(Destination Address = Broadcast Address) ⁽⁶⁾
	1000 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND
	(Hash Table Filter match) ^(6,7) 1001 = Pattern match is successful if (NOTPM = 1 XOR Pattern Match Checksum matches) AND
	(Packet = Magic Packet) ^(6,8)
bit 7	CRCERREN: CRC Error Collection Enable bit
	1 = The received packet CRC must be invalid for the packet to be accepted
	0 = Disable CRC Error Collection filtering
	This bit allows the user to collect all packets that have an invalid CRC.
bit 6	CRCOKEN: CRC OK Enable bit
	1 = The received packet CRC must be valid for the packet to be accepted
	 Disable CRC filtering This bit allows the user to reject all packets that have an invalid CRC.
bit 5	RUNTERREN: Runt Error Collection Enable bit
Sit 0	1 = The received packet must be a runt packet for the packet to be accepted
	0 = Disable Runt Error Collection filtering
	This bit allows the user to collect all packets that are runt packets. For this filter, a runt packet is defined
	as any packet with a size of less than 64 bytes (when CRCOKEN = 0) or any packet with a size of less
	than 64 bytes that has a valid CRC (when CRCOKEN = 1).
bit 4	RUNTEN: Runt Enable bit
	1 = The received packet must NOT be a runt packet for the packet to be accepted
	0 = Disable Runt filtering
	This bit allows the user to reject all runt packets. For this filter, a runt packet is defined as any packet
	with a size of less than 64 bytes.
Noto 1:	This register has an associated Clear register (ETHRXFCCLR) at an offset of 0x4 bytes. Writing a '1' to
Note 1.	any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear
	register should be ignored.
2:	This register has an associated Set register (ETHRXFCSET) at an offset of 0x8 bytes. Writing a '1' to any
	bit position in the Set register will set valid bits in the associated register. Reads from the Set register
	should be ignored.
3:	This register has an associated Invert register (ETHRXFCINV) at an offset of 0xC bytes. Writing a '1' to
	any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert
	register should be ignored.
4:	This register is used for RX operations only.

- 5: These bits may only be changed while RXEN (ETHCON1<8>) = 0.
- **6:** XOR = true when either one or the other condition is true, but not both.
- 7: This Hash Table Filter match is active regardless of the value of HTEN.
- 8: This Magic Packet Filter match is active regardless of the value of MPE.

Ethernet Controller

Register 35-11: ETHRXFC: Ethernet Controller Receive Filter Configuration Register^(1,2,3,4,5) (Continued)

bit 3	UCEN: Unicast Enable bit
	1 = Enable Unicast Filtering 0 = Disable Unicast Filtering
	This bit allows the user to accept all unicast packets whose Destination Address matches the Station Address.
bit 2	NOTMEEN: Not Me Unicast Enable bit
	 1 = Enable Not Me Unicast Filtering 0 = Disable Not Me Unicast Filtering
	This bit allows the user to accept all unicast packets whose Destination Address does NOT match the Station Address.
bit 1	MCEN: Multicast Enable bit
	 1 = Enable Multicast Filtering 0 = Disable Multicast Filtering
	This bit allows the user to accept all Multicast Address packets.
bit 0	BCEN: Broadcast Enable bit
	1 = Enable Broadcast Filtering 0 = Disable Broadcast Filtering
	This bit allows the user to accept all Broadcast Address packets.

- **Note 1:** This register has an associated Clear register (ETHRXFCCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHRXFCSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ETHRXFCINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - **5:** These bits may only be changed while RXEN (ETHCON1<8>) = 0.
 - **6:** XOR = true when either one or the other condition is true, but not both.
 - 7: This Hash Table Filter match is active regardless of the value of HTEN.
 - 8: This Magic Packet Filter match is active regardless of the value of MPE.

.....

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—		—				—
bit 31 bit 24							

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
RXFWM<7:0>									
bit 23							bit 16		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		

bit	15	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	RXEWM<7:0>									
bit 7							bit 0			

Legend:			
R = Readable bit	W = Writable bit	P = Programmable bit	r = Reserved bit
U = Unimplemented bit	-n = Bit Value at POR: ('0', '	1', x = Unknown)	

- bit 31-24 Reserved: Maintain as '0'; ignore read
- bit 23-16 **RXFWM<7:0>:** Receive Full Watermark bits

The software controlled RX Buffer Full Watermark Pointer is compared against the RX BUFCNT to determine the full watermark condition for the FWMARK interrupt and for enabling flow control when Auto Flow Control is enabled. The Full Watermark Pointer should always be greater than the Empty Watermark Pointer.

- bit 15-8 **Reserved:** Maintain as '0'; ignore read
- bit 7-0 **RXEWM<7:0>:** Receive Empty Watermark bits

The software controlled RX Buffer Empty Watermark Pointer is compared against the RX BUFCNT to determine the empty watermark condition for the EWMARK interrupt and for disabling flow control when Auto Flow Control is enabled. The Empty Watermark Pointer should always be less than the Full Watermark Pointer.

- **Note 1:** This register has an associated Clear register (ETHRXWMCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHRXWMSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ETHRXWMINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.

bit 8

_	r-x	r-x	r-x	upt Enable Reg r-x	r-x	r-x	r-x
			_				
oit 31							bit 2
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_				_	
oit 23							bit 1
r-x	R/W-0	R/W-0	r-x	r-x	r-x	R/W-0	R/W-0
_	TXBUSEIE ⁽⁴⁾	RXBUSEIE ⁽⁵⁾		—	—	EWMARKIE ⁽⁵⁾	FWMARKIE ⁽⁵
bit 15					·		bit
R/W-0	R/W-0	R/W-0	r-x	R/W-0	R/W-0	R/W-0	R/W-0
	E ⁽⁵⁾ PKTPENDIE ⁽⁵⁾	RXACTIE ⁽⁵⁾	_	TXDONEIE ⁽⁴⁾	TXABORTIE ⁽⁴	RXBUFNAIE (5)	RXOVFLWIE ^{(!}
bit 7		10000112		IN BOILE	in a Bortine		bit
Legend:							
R = Reada	ıble bit	W = Writable b	oit	P = Programn	nable bit	r = Reserved bi	it
U = Unimp	lemented bit	-n = Bit Value	at POR: ('()', '1', x = Unkn			
oit 31-15	Reserved: Ma	intain as 'o'; igr	nore read				
oit 14		-		terrupt Enable b	oit ⁽⁴⁾		
	1 = Enable TX	BUS Error Inter	rupt				
	0 = Disable TX	BUS Error Inte	rrupt				
bit 13				errupt Enable b	it ⁽⁵⁾		
	1 = Enable RX	BUS Error Inter	rrunt				
	0 = Disable RX	BUS Error Inte	•				
bit 12-10	0 = Disable RX Reserved: Ma	BUS Error Inte	rrupt				
bit 12-10 bit 9	Reserved: Ma	(BUS Error Inte intain as '0'; igr	rrupt nore read	t Enable bit ⁽⁵⁾			
	Reserved: Ma EWMARKIE: E	(BUS Error Inte intain as 'o'; igr Empty Waterma /MARK Interrup	rrupt nore read nrk Interrup ot	t Enable bit ⁽⁵⁾			
	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV	(BUS Error Inte intain as 'o'; igr Empty Waterma /MARK Interrup VMARK Interrup	errupt hore read hrk Interrup ht pt				
	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F	KBUS Error Inte intain as 'o'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark	nore read ark Interrup ot pt Interrupt E				
bit 9	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW	KBUS Error Inte intain as 'o'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup	nore read ink Interrup ot pt Interrupt E ot				
bit 9 bit 8	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FV	KBUS Error Inte intain as 'o'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup VMARK Interrup	nrupt nore read irk Interrup ot pt Interrupt E ot	nable bit ⁽⁵⁾			
bit 9 bit 8	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FV RXDONEIE: R	KBUS Error Inte intain as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup VMARK Interrup Receiver Done In	nrupt nore read irk Interrup ot Interrupt E ot ot nterrupt Er	nable bit ⁽⁵⁾			
bit 9 bit 8	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FV RXDONEIE: R 1 = Enable RX	KBUS Error Inte intain as 'o'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup VMARK Interrup	nrupt nore read irk Interrup ot Interrupt E ot nterrupt Er t	nable bit ⁽⁵⁾			
bit 9 bit 8 bit 7	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FV RXDONEIE: R 1 = Enable RX 0 = Disable RX	KBUS Error Interintain as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup VMARK Interrup MARK Interrup CONE Interrup KDONE Interrup	nrupt nore read irk Interrup ot Interrupt E ot ot nterrupt Er t ot	nable bit ⁽⁵⁾ nable bit ⁽⁵⁾	R) at an offset	of 0x4 bytes. Wr	iting a '1' to ar
bit 9 bit 8 bit 7	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FV RXDONEIE: R 1 = Enable RX	KBUS Error Interintain as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup VMARK Interrup VMARK Interrup CONE Interrup (DONE Interrup an associated of Clear register v	rrupt nore read irk Interrup ot Interrupt E ot ot nterrupt Er t ot Clear regis	nable bit ⁽⁵⁾ hable bit ⁽⁵⁾ eter (ETHIENCL			
bit 9 bit 8 bit 7 Note 1:	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FV RXDONEIE: R 1 = Enable RX 0 = Disable RX This register has bit position in the	KBUS Error Interintarian as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup VMARK Interrup VMARK Interrup VMARK Interrup VMARK Interrup KDONE Interrup KDONE Interrup CONE Interrup Clear register v d.	nrupt nore read irk Interrup ot Interrupt E ot ot nterrupt Er t t Clear regis vill clear va	nable bit ⁽⁵⁾ hable bit ⁽⁵⁾ hter (ETHIENCL hid bits in the as	sociated regist	ter. Reads from the	he Clear registe
bit 9 bit 8 bit 7 Note 1:	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FV RXDONEIE: R 1 = Enable RX 0 = Disable RX 0 = Disable RX	KBUS Error Interintarian as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup VMARK Interrup VMARK Interrup VMARK Interrup VMARK Interrup CONE Interrup CONE Interrup CONE Interrup CONE Interrup CONE Interrup an associated S d. an associated S	rrupt nore read irk Interrup ot Interrupt E ot ot nterrupt Er t t Clear regis vill clear va Set registe	nable bit ⁽⁵⁾ hable bit ⁽⁵⁾ hter (ETHIENCL hild bits in the as r (ETHIENSET)	at an offset of	ter. Reads from the 0x8 bytes. Writin	he Člear registe ng a '1' to any b
bit 9 bit 8 bit 7 Note 1: 2:	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FW RXDONEIE: R 1 = Enable RX 0 = Disable RX 0 = Disable RX This register has bit position in the should be ignored This register has position in the Se	KBUS Error Interintain as 'o'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup WARK Interrup WARK Interrup CONE Interrup CONE Interrup CONE Interrup an associated of Clear register v d. an associated of t register will se	rrupt nore read irk Interrup ot Interrupt E ot ot Clear regist vill clear va Set registe et valid bits	nable bit ⁽⁵⁾ hable bit ⁽⁵⁾ heter (ETHIENCL hid bits in the as r (ETHIENSET) s in the associa	at an offset of ted register. Re	ter. Reads from the 0x8 bytes. Writin 0x8 bytes. Writin eads from the Se	he Člear registe ng a '1' to any b t register shoul
bit 9 bit 8 bit 7 Note 1: 2:	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FW RXDONEIE: R 1 = Enable RX 0 = Disable RX 0 = Disable RX This register has bit position in the should be ignored This register has position in the Se be ignored. This register has bit position in the Se	KBUS Error Interintain as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup WARK Interrup WARK Interrup CONE Interrup (DONE Interrup an associated of Clear register v an associated of t register will se an associated of Invert register w	rrupt nore read irk Interrup ot Interrupt E ot ot Clear regist vill clear va Set registe et valid bits	nable bit ⁽⁵⁾ hable bit ⁽⁵⁾ heter (ETHIENCL hid bits in the as r (ETHIENSET) s in the associa ster (ETHIENIN'	at an offset of ted register. Re V) at an offset	ter. Reads from the 0x8 bytes. Writin eads from the Se of 0xC bytes. Wr	he Člear registe ng a '1' to any b t register shou riting a '1' to ar
bit 9 bit 8 bit 7 Note 1: 2:	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FW RXDONEIE: R 1 = Enable RX 0 = Disable RX This register has bit position in the should be ignored This register has position in the Se be ignored.	KBUS Error Interintain as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup Full Watermark /MARK Interrup WARK Interrup WARK Interrup CONE Interrup (DONE Interrup an associated of Clear register v an associated of t register will se an associated of Invert register w	rrupt nore read irk Interrup ot Interrupt E ot ot Clear regist vill clear va Set registe et valid bits	nable bit ⁽⁵⁾ hable bit ⁽⁵⁾ heter (ETHIENCL hid bits in the as r (ETHIENSET) s in the associa ster (ETHIENIN'	at an offset of ted register. Re V) at an offset	ter. Reads from the 0x8 bytes. Writin eads from the Se of 0xC bytes. Wr	he Člear registe ng a '1' to any b t register shoul riting a '1' to ar
bit 9 bit 8 bit 7 Note 1: 2: 3:	Reserved: Ma EWMARKIE: E 1 = Enable EW 0 = Disable EV FWMARKIE: F 1 = Enable FW 0 = Disable FW RXDONEIE: R 1 = Enable RX 0 = Disable RX 0 = Disable RX This register has bit position in the should be ignored This register has position in the Se be ignored. This register has bit position in the Se	KBUS Error Interintation as '0'; igr Empty Waterma /MARK Interrup VMARK Interrup VMARK Interrup UMARK Interrup VMARK Interrup VMARK Interrup CONE Interrup CONE Interrup CONE Interrup CONE Interrup CONE Interrup an associated of t register will se an associated of Invert register will t	rrupt nore read irk Interrup pt Interrupt E ot ot clear regist vill clear va Set registe et valid bits Invert regis	nable bit ⁽⁵⁾ hable bit ⁽⁵⁾ eter (ETHIENCL hid bits in the as r (ETHIENSET) is in the associa ster (ETHIENIN alid bits in the as	at an offset of ted register. Re V) at an offset	ter. Reads from the 0x8 bytes. Writin eads from the Se of 0xC bytes. Wr	he Ĉlear registo ng a '1' to any b t register shou riting a '1' to ar

Register 35-13: ETHIEN: Ethernet Controller Interrupt Enable Register^(1,2,3,4,5) (Continued)

- PKTPENDIE: Packet Pending Interrupt Enable bit⁽⁵⁾ bit 6 1 = Enable PKTPEND Interrupt 0 = Disable PKTPEND Interrupt RXACTIE: RX Activity Interrupt Enable bit⁽²⁾ bit 5 1 = Enable RXACT Interrupt 0 = Disable RXACT Interrupt bit 4 Reserved: Maintain as '0'; ignore read TXDONEIE: Transmitter Done Interrupt Enable bit⁽⁴⁾ bit 3 1 = Enable TXDONE Interrupt 0 = Disable TXDONE Interrupt bit 2 **TXABORTIE:** Transmitter Abort Interrupt Enable bit⁽⁴⁾ 1 = Enable TXABORT Interrupt 0 = Disable TXABORT Interrupt bit 1 **RXBUFNAIE:** Receive Buffer Not Available Interrupt Enable bit⁽⁵⁾ 1 = Enable RXBUFNA Interrupt 0 = Disable RXBUFNA Interrupt bit 0 RXOVFLWIE: Receive FIFO Overflow Interrupt Enable bit⁽⁵⁾ 1 = Enable RXOVFLW Interrupt 0 = Disable RXOVFLW Interrupt
 - **Note 1:** This register has an associated Clear register (ETHIENCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHIENSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHIENINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: These bits are used for TX operations only.
 - 5: These bits are used for RX operations only.

35

Ethernet Controlle

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_							
bit 31		•	•			•	bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
					—	<u> </u>	
bit 23							bit 1
r-x	R/W-0	R/W-0	r-x	r-x	r-x	R/W-0	R/W-0
_	TXBUSE	RXBUSE				EWMARK	FWMARK
bit 15							bit
		D # 4 / 0			D 444 0	5444.0	D 444 A
R/W-0	R/W-0	R/W-0	r-x	R/W-0	R/W-0	R/W-0	R/W-0
RXDONE	PKTPEND	RXACT		TXDONE	TXABORT	RXBUFNA	RXOVFLW
bit 7							bit
Legend:							
Legend. R = Reada	blo bit	W = Writable	hit	P = Programn	aabla hit	r = Reserved	hit
	lemented bit			1', x = Unknow		i – Reserveu	DIL
bit 31-15	Reserved: M TXBUSE: Tra 1 = BVCI Bus	aintain as 'o'; lo nsmit BVCI Bu Error occurred Error occurred	gnore Read s Error Interru	pt bit ⁽⁵⁾	,		
bit 31-15 bit 14	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese	aintain as 'o'; lo insmit BVCI Bu Error occurred Error occurred when the TX D t or CPU write o	gnore Read s Error Interru I MA encounter of a '1' to the (s a BVCI Bus ei CLR register.		emory access.	It is cleared b
bit 31-15 bit 14	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re	aintain as '0'; lo insmit BVCI Bu Error occurred Error occurred when the TX D t or CPU write o ceive BVCI Bu	gnore Read s Error Interru I MA encounter of a '1' to the (s Error Interru	s a BVCI Bus ei CLR register.		emory access.	It is cleared b
bit 31-15 bit 14 bit 13	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus	aintain as 'o'; lo insmit BVCI Bu Error occurred Error occurred when the TX D t or CPU write o	gnore Read s Error Interru I MA encounter of a '1' to the (s Error Interru	s a BVCI Bus ei CLR register.		emory access.	It is cleared b
bit 31-15 bit 14	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set	aintain as '0'; lg insmit BVCI Bu Error occurred Error occurred when the TX D t or CPU write ceive BVCI Bus Error occurred Error Occurred when the RX I	gnore Read s Error Interru MA encounter of a '1' to the (s Error Interru I DMA encounte	s a BVCI Bus ei CLR register.	ror during a me		
bit 31-15 bit 14 bit 13	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set by either a Re	aintain as '0'; lg insmit BVCI Bu Error occurred Error occurred when the TX D t or CPU write ceive BVCI Bus Error occurred Error Occurred when the RX I	gnore Read s Error Interru MA encounter of a '1' to the 0 s Error Interru I DMA encounte ite of a '1' to th	s a BVCI Bus el CLR register. pt bit ⁽⁶⁾ ers a BVCI Bus	ror during a me		
bit 31-15 bit 14 bit 13 bit 12-10	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set by either a Re	aintain as '0'; lo insmit BVCI Bu Error occurred when the TX D t or CPU write of ceive BVCI Bus Error occurred Error Occurred when the RX I eset or CPU write aintain as '0'; io an associated Clear register of	gnore Read s Error Interru MA encounter of a '1' to the (s Error Interru I DMA encounter ite of a '1' to th gnore Read Clear register	s a BVCI Bus en CLR register. pt bit ⁽⁶⁾ ers a BVCI Bus ne CLR register. (ETHIRQCLR)	ror during a ma error during a at an offset of 0	memory acces 0x4 bytes. Writi	s. It is cleare ing a '1' to an
bit 31-15 bit 14 bit 13 bit 12-10 Note 1:	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set by either a Re Reserved: M This register has bit position in the	aintain as '0'; lg insmit BVCI Bu Error occurred when the TX D t or CPU write of ceive BVCI Bus Error occurred Error Occurred when the RX I eset or CPU write aintain as '0'; ig an associated Clear register of d. an associated e Set register of	gnore Read s Error Interru MA encounter of a '1' to the 0 s Error Interru I DMA encounte ite of a '1' to th gnore Read Clear register will clear valid	s a BVCI Bus er CLR register. pt bit ⁽⁶⁾ ers a BVCI Bus he CLR register. (ETHIRQCLR) bits in the assoc ETHIRQSET) a	ror during a me error during a at an offset of 0 ciated register.	memory acces 0x4 bytes. Writi Reads from the 0x8 bytes. Writin	s. It is cleare ing a '1' to an clear registe ng a '1' to an
bit 31-15 bit 14 bit 13 bit 12-10 Note 1: 2:	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set by either a Re Reserved: M This register has bit position in the should be ignore This register has bit position in the	aintain as '0'; lg insmit BVCI Bu Error occurred when the TX D t or CPU write of ceive BVCI Bus Error occurred when the RX I eset or CPU write aintain as '0'; ig an associated Clear register v d. an associated e Set register v d. an associated Invert register	gnore Read s Error Interru MA encounter of a '1' to the (s Error Interru I DMA encounter ite of a '1' to th gnore Read Clear register will clear valid Set register (will set valid b Invert register	s a BVCI Bus en CLR register. pt bit ⁽⁶⁾ ers a BVCI Bus he CLR register. (ETHIRQCLR) bits in the associ ETHIRQSET) a its in the associ	error during a me error during a at an offset of 0 ciated register. It an offset of 0 ciated register. at an offset of 0	memory acces 0x4 bytes. Writi Reads from the Reads from th Reads from th	s. It is cleare ing a '1' to an clear registe ng a '1' to an ne Set registe ing a '1' to an
bit 31-15 bit 14 bit 13 bit 12-10 Note 1: 2: 3:	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set by either a Re Reserved: M This register has bit position in the should be ignore This register has bit position in the should be ignore	aintain as '0'; lg insmit BVCI Bu Error occurred when the TX D t or CPU write of ceive BVCI Bus Error occurred Error Occurred when the RX I eset or CPU write aintain as '0'; ig an associated Clear register of d. an associated e Set register of d. an associated invert register of d.	gnore Read s Error Interru MA encounter of a '1' to the 0 s Error Interru I DMA encounter ite of a '1' to th gnore Read Clear register will clear valid Set register (will set valid b Invert register will invert vali	s a BVCI Bus en CLR register. pt bit ⁽⁶⁾ ers a BVCI Bus ne CLR register. (ETHIRQCLR) bits in the assoc ETHIRQSET) a its in the assoc	error during a me error during a at an offset of 0 ciated register. It an offset of 0 ciated register. at an offset of 0 cociated register	memory acces 0x4 bytes. Writi Reads from the 0x8 bytes. Writi Reads from th 0xC bytes. Writi er. Reads from	s. It is cleare ing a '1' to an clear registe ng a '1' to an ne Set registe ing a '1' to an
bit 31-15 bit 14 bit 13 bit 12-10 Note 1: 2: 3: 4:	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set by either a Re Reserved: M This register has bit position in the should be ignore This register has bit position in the should be ignore	aintain as '0'; lg Insmit BVCI Bu Error occurred when the TX D t or CPU write of ceive BVCI Bus Error occurred when the RX I eset or CPU write aintain as '0'; ig an associated Clear register of d. an associated e Set register of d. an associated phored and this register gnored.	gnore Read s Error Interru MA encounter of a '1' to the (s Error Interru DMA encounter ite of a '1' to th gnore Read Clear register will clear valid Set register (will set valid b Invert register will invert vali	s a BVCI Bus en CLR register. pt bit ⁽⁶⁾ ers a BVCI Bus he CLR register. (ETHIRQCLR) bits in the associ ETHIRQSET) a its in the associ (ETHIRQINV) d bits in the associ	error during a me error during a at an offset of 0 ciated register. It an offset of 0 ciated register. at an offset of 0 cociated register	memory acces 0x4 bytes. Writi Reads from the 0x8 bytes. Writi Reads from th 0xC bytes. Writi er. Reads from	s. It is cleare ing a '1' to an clear registe ng a '1' to an ne Set registe ing a '1' to an
bit 31-15 bit 14 bit 13 bit 12-10 Note 1: 2: 3: 4: 5:	Reserved: M TXBUSE: Tra 1 = BVCI Bus 0 = No BVCI This bit is set either a Rese RXBUSE: Re 1 = BVCI Bus 0 = No BVCI This bit is set by either a Re Reserved: M This register has bit position in the should be ignore This register has bit position in the should be ignore This register has bit position in the should be ignore This register has bit position in the should be ignore	aintain as '0'; lg insmit BVCI Bu Error occurred when the TX D t or CPU write of ceive BVCI Bus Error occurred when the RX I eset or CPU write aintain as '0'; ig an associated Clear register of d. an associated e Set register of d. an associated e Invert register gnored. ag bits in this re- its are used onl	gnore Read s Error Interru MA encounter of a '1' to the 0 s Error Interru DMA encounter ite of a '1' to th gnore Read Clear register will clear valid Set register (will set valid b Invert register will invert valid gister should u	s a BVCI Bus en CLR register. pt bit ⁽⁶⁾ ers a BVCI Bus e CLR register. (ETHIRQCLR) bits in the associ ETHIRQSET) a bits in the associ (ETHIRQINV) id bits in the associ use the SET, CL ations.	error during a me error during a at an offset of 0 ciated register. It an offset of 0 ciated register. at an offset of 0 cociated register	memory acces 0x4 bytes. Writi Reads from the 0x8 bytes. Writi Reads from th 0xC bytes. Writi er. Reads from	s. It is cleare ing a '1' to an clear registe ng a '1' to an ne Set registe ing a '1' to an

Register 3	5-14: ETHIRQ: Ethernet Controller Interrupt Request Register ^(1,2,3,4,7) (Continued)
bit 9	EWMARK: Empty Watermark Interrupt bit ⁽⁶⁾
	1 = Empty Watermark pointer reached
	0 = No interrupt pending
	This bit is set when the RX Descriptor Buffer Count is less than or equal to the value in the RXEWM (ETHRXWM<0:7>) value. It is cleared by BUFCNT (ETHSTAT<16:23>) being incremented by hardware. Writing a '0' or a '1' has no effect.
bit 8	FWMARK: Full Watermark Interrupt bit ⁽⁶⁾
	 1 = Full Watermark pointer reached 0 = No interrupt pending
	This bit is set when the RX Descriptor Buffer Count is greater than or equal to the value in the RXFWM (ETHRXWM<16:23>) field. It is cleared by writing the BUFCDEC (ETHCON1<0>) bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.
bit 7	RXDONE: Receive Done Interrupt bit ⁽⁶⁾
	1 = RX packet was successfully received0 = No interrupt pending
	This bit is set whenever an RX packet is successfully received. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
bit 6	PKTPEND: Packet Pending Interrupt bit ⁽⁶⁾
	 1 = Received packet pending in memory 0 = No receive packet is pending in memory
	This bit is set when the BUFCNT counter has a value other than '0'. It is cleared by either a Reset or by writing the BUFCDEC bit to decrement the BUFCNT counter. Writing a '0' or a '1' has no effect.
bit 5	RXACT: Receive Activity Interrupt bit ⁽⁶⁾
	 1 = RX packet data was successfully received 0 = No interrupt pending
	This bit is set whenever RX packet data is stored in the RXBM FIFO. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
bit 4	Reserved: Maintain as '0'; Ignore Read
bit 3	TXDONE: Transmit Done Interrupt bit ⁽⁵⁾
	1 = TX packet successfully sent0 = No interrupt pending
	This bit is set when the currently transmitted TX packet completes transmission, and the Transmit Status Vector is loaded into the first descriptor used for the packet. It is cleared by either a Reset or CPU write of a '1' to the CLR register.
Note 1:	This register has an associated Clear register (ETHIRQCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

- 2: This register has an associated Set register (ETHIRQSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
- **3:** This register has an associated Invert register (ETHIRQINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
- 4: Setting or clearing bits in this register should use the SET, CLR or INV registers.
- 5: These register bits are used only for TX operations.
- 6: These register bits are used only for RX operations.
- 7: Setting bits in this register should be used only for debug/test purposes.

Register 35-14: ETHIRQ: Ethernet Controller Interrupt Request Register^(1,2,3,4,7) (Continued)

TXABORT: Transmit Abort Condition Interrupt bit⁽⁵⁾

- 1 = TX abort condition occurred on the last TX packet
- 0 = No interrupt pending

This bit is set when the MAC aborts the transmission of a TX packet for one of the following reasons:

- Jumbo TX packet abort
- Underrun abort

bit 2

- · Excessive defer abort
- Late collision abort
- · Excessive collisions abort

This bit is cleared by either a Reset or CPU write of a '1' to the CLR register.

- bit 1 **RXBUFNA:** Receive Buffer Not Available Interrupt bit⁽⁶⁾
 - 1 = RX Buffer Descriptor Not Available condition occurred
 - 0 = No interrupt pending

This bit is set by a RX Buffer Descriptor Overrun condition. It is cleared by either a Reset or a CPU write of a '1' to the CLR register.

bit 0 **RXOVFLW:** Receive FIFO Over Flow Error bit⁽⁶⁾

1 = RX FIFO Overflow Error condition occurred

0 = No interrupt pending

RXOVFLW is set by the RXBM Logic for an RX FIFO Overflow condition. It is cleared by either a Reset or CPU write of a '1' to the CLR register.

- **Note 1:** This register has an associated Clear register (ETHIRQCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHIRQSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHIRQINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: Setting or clearing bits in this register should use the SET, CLR or INV registers.
 - 5: These register bits are used only for TX operations.
 - 6: These register bits are used only for RX operations.
 - 7: Setting bits in this register should be used only for debug/test purposes.

Register 35-1	5: ETHSTAT:	Ethernet Contr	oller Status	Register			
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	_	_	—	_	_	_
bit 31							bit 24
D/M/ 0		DAMO			DAMO	DAMA	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BUFCN	T<7:0> ⁽¹⁾			
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 15							bit a
D 444 0	D 444 0	D M U O					
R/W-0	R/W-0	R/W-0	r-x	r-x	r-x	r-x	r-x
ETHBUSY ⁽⁵⁾	TXBUSY ^(2,6)	RXBUSY ^(3,6)	_	—			
bit 7							bit
Legend:							
R = Readable	bit	W = Writable b	it	P = Programn	nable bit	r = Reserved	bit
U = Unimplem	nented bit	-n = Bit Value a	at POR: ('0', '	1', x = Unknow	n)		

bit 31-24 **Reserved:** Maintain as '0'; ignore read

bit 23-16 **BUFCNT<7:0>:** Packet Buffer Count bits⁽¹⁾

Number of packet buffers received in memory. Once a packet has been successfully received, this register is incremented by hardware based on the number of descriptors used by the packet. Software decrements the counter (by writing to the BUFCDEC (ETHCON1<0>) bit for each descriptor used) after a packet has been read out of the buffer. The register does not roll over (0xFF to 0x00) when hardware tries to increment the register and the register is already at 0xFF. Conversely, the register does not roll under (0x00 to 0xFF) when software tries to decrement the register and the register is already at 0x000. When software attempts to decrement the counter at the same time that the hardware attempts to increment the counter, the counter value will remain unchanged.

When this register value reaches 0xFF, the RX logic will halt (ONLY if Auto Flow Control is enabled) awaiting software to write the BUFCDEC bit in order to decrement the register below 0xFF.

If Auto Flow Control is disabled, the RXDMA will continue processing and the BUFCNT will saturate at a value of 0xFF.

When this register is non-zero, the PKTPEND status bit will be set and an interrupt may be generated, depending on the value of the ETHIEN<PKTPENDIE> register bit.

When the ETHRXST register is written, the BUFCNT counter is automatically cleared to 0x00.

- **Note:** BUFCNT will NOT be cleared when ON is set to '0'. This enables software to continue to utilize and decrement this count.
- bit 15-8 **Reserved:** Maintain as '0'; ignore read

Note 1: These bits are used for RX operations only.

- 2: This bit is only affected by TX operations.
- 3: This bit is only affected by RX operations.
- **4:** This bit is affected by TX and RX operations.
- 5: This bit will be set when ON (ETHCON1<15>) = 1.
- 6: This bit will be *cleared* when ON (ETHCON1<15>) = 0.

Register 35-15: ETHSTAT: Ethernet Controller Status Register (Continued) ETHBUSY: Ethernet Module busy bit⁽⁵⁾ bit 7 1 = Ethernet logic has been turned on (ON (ETHCON1<15>) = 1) or is completing a transaction 0 = Ethernet logic is idle This bit indicates that the module has been turned on or is completing a transaction after being turned off. TXBUSY: Transmit Busy bit^(2,6) bit 6 1 = TX logic is receiving data 0 = TX logic is idle This bit indicates that a packet is currently being transmitted. A change in this status bit is not necessarily reflected by the TXDONE interrupt, as TX packets may be aborted or rejected by the MAC. RXBUSY: Receive Busy bit^(3,6) bit 5 1 = RX logic is receiving data 0 = RX logic is idle This bit indicates that a packet is currently being received. A change in this status bit is not necessarily reflected by the RXDONE interrupt, as RX packets may be aborted or rejected by the RX filter.

bit 4-0 **Reserved:** Maintain as '0'; ignore read

Note 1: These bits are used for RX operations only.

- 2: This bit is only affected by TX operations.
- 3: This bit is only affected by RX operations.
- 4: This bit is affected by TX and RX operations.
- 5: This bit will be set when ON (ETHCON1<15>) = 1.
- 6: This bit will be *cleared* when ON (ETHCON1<15>) = 0.

(1 2 3 4 5 6)

Register 35-1	6: ETHRXO	/FLOW : Etheri	net Controlle	r Receive Over	flow Statistic	cs Register ^{(1,2,3,4,5}	,6)
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	_	—	—	—	_
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
						—	
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RXOVFLV	VCNT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			RXOVFL	WCNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	oit	P = Programn	nable bit	r = Reserved bit	
U = Unimplen	nented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 **RXOVFLWCNT<15:0>:** Dropped Receive Frames Count bits Increment counter for frames accepted by the RX filter and subsequently dropped due to internal receive error (RXFIFO overrun). This event also sets the RXOVFLW (ETHIRQ<0>) interrupt flag.

- **Note 1:** This register has an associated Clear register (ETHRXOVFLOWCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHRXOVFLOWSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ETHRXOVFLOWINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - **5:** This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - 6: Setting the bits in this register should be only used for debug/test purposes.

r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	_	—	_
						bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	—	—	—	—	_
						bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		FRMTXO	KCNT<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		FRMTXC	KCNT<7:0>			
						bit 0
bit	W = Writable	bit	P = Program	mable bit	r = Reserved bit	
nented bit	-n = Bit Value	at POR: ('0',	1', x = Unknow	'n)		
		− − r-x r-x − − R/W-0 R/W-0 R/W-0 R/W-0 bit W = Writable	- - r-x r-x - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 FRMTXOI R/W-0 R/W-0 FRMTXOI W = Writable bit	- - - r-x r-x r-x - - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 FRMTXOKCNT<15:8> R/W-0 R/W-0 P = Programmed	- - - - r-x r-x r-x r-x - - - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 Bit W = Writable bit P = Programmable bit	- -

Register 35-17: ETHFRMTXOK : Ethernet Controller Frames Transmitted OK Statistics Register^(1,2,3,4,5,6)

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 **FRMTXOKCNT<15:0>:** Frame Transmitted OK Count bits Increment counter for frames successfully transmitted.

- **Note 1:** This register has an associated Clear register (ETHFRMTXOKCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHFRMTXOKSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHFRMTXOKINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** This register is used for TX operations only.
 - **5:** This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - 6: Setting the bits in this register should be only used for debug/test purposes.

Register 35-18	8: ETHSCO	LFRM : Etherne	t Controller	Single Collisio	n Frames Sta	itistics Register ^{(1,2}	2,3,4,5,6)
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	_	—	_	—	_
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	-		—		-		_
bit 23	I						bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SCOLFR	MCNT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			SCOLFR	MCNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	P = Programr	nable bit	r = Reserved bit	
U = Unimplem	nented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknow	n)		

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 SCOLFRMCNT<15:0>: Single Collision Frame Count bits

Increment count for frames that were successfully transmitted on the second try.

- **Note 1:** This register has an associated Clear register (ETHSCOLFRMCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHSCOLFRMSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (ETHSCOLFRMINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for TX operations only.
 - **5:** This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - 6: Setting the bits in this register should be only used for debug/test purposes.

-				-		-	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	_	—	_	—	—	—	
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	—	_	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MCOLFR	MCNT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MCOLFR	MCNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	P = Programr	mable bit	r = Reserved bit	
U = Unimplen	nented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	'n)		
bit 7 Legend: R = Readable	e bit	W = Writable	MCOLFR	MCNT<7:0> P = Program	mable bit		

Register 35-19: ETHMCOLFRM : Ethernet Controller Multiple Collision Frames Statistics Register^(1,2,3,4,5,6)

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 **MCOLFRMCNT<15:0>:** Multiple Collision Frame Count bits Increment count for frames that were successfully transmitted after there was more than one collision.

- **Note 1:** This register has an associated Clear register (ETHMCOLFRMCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHMCOLFRMSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHMCOLFRMINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for TX operations only.
 - **5:** This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - 6: Setting the bits in this register should be only used for debug/test purposes.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	_	—	_	—	_
bit 31							bit 24
r-x	ſ-X	r-x	r-x	r-x	r-x	r-x	r-x
	—	—	—	—	—	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			FRMRXO	KCNT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			FRMRXC	KCNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bit	
U = Unimplem	nented bit	-n = Bit Value	at POR: ('0'.	1', x = Unknowi	n)		

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 **FRMRXOKCNT<15:0>:** Frames Received OK Count bits Increment count for frames received successfully by the RX Filter. This count will not be incremented if there is a Frame Check Sequence (FCS) or Alignment error.

- **Note 1:** This register has an associated Clear register (ETHFRMRXOKCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHFRMRXOKSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHFRMRXOKINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - **5:** This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - 6: Setting the bits in this register should be only used for debug/test purposes.

-					-	-	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	_
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—		—	—	—	—	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			FCSERR	CNT<15:8>			
bit 15							bit 8
DAALO	DAVA	DANIO	DAMO	DAMA	DAMO	DAMO	DAMO
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			FCSERR	CNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	P = Programr	nable bit	r = Reserved bit	I
U = Unimplen	nented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		

Register 35-21: ETHFCSERR: Ethernet Controller Frame Check Sequence Error Statistics Register^(1,2,3,4,5,6)

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 FCSERRCNT<15:0>: FCS Error Count bits Increment count for frames received with FCS error and the frame length in bits is an integral multiple of 8 bits.

- **Note 1:** This register has an associated Clear register (ETHFCSERRCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHFCSERRSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHFCSERRINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - **5:** This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - 6: Setting the bits in this register should be only used for debug/test purposes.

Register 35-22	: ETHALGN	ERR: Ethernet	Controller A	Alignment Error	s Statistics	Register ^(1,2,3,4,5,6)					
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x				
—	_	_	—	—	_	—	_				
bit 31		•				· · ·	bit 24				
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x				
—	—	—	_	—	—	—	—				
bit 23							bit 16				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			ALGNER	RCNT<15:8>							
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
			ALGNER	RCNT<7:0>							
bit 7							bit 0				
Legend:											
R = Readable	bit	W = Writable	oit	P = Programn	nable bit	r = Reserved bit					
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknowi	-n = Bit Value at POR: ('0', '1', x = Unknown)						

(1 2 3 4 5 6)

bit 31-16 Reserved: Maintain as '0'; ignore read

bit 15-0 ALGNERRCNT<15:0>: Alignment Error Count bits Increment count for frames with alignment errors. Note that an alignment error is a frame that has an FCS error and the frame length in bits is not an integral multiple of 8 bits (a.k.a., dribble nibble)

- Note 1: This register has an associated Clear register (ETHALGNERRCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (ETHALGNERRSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (ETHALGNERRINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: This register is used for RX operations only.
 - 5: This register is automatically cleared by hardware after a read operation, unless the byte enables for bytes 0/1 are '0'.
 - 6: Setting the bits in this register should be only used for debug/test purposes.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	—	—	—	—	—	—
bit 31							bit 2
r-x	r-x	r-x	r-x	ſ-X	r-x	r-x	r-x
_	_	_	_	_	_	_	
bit 23							bit 1
R/W-1	R/W-0	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0
SOFTRESE	T SIMRESET	—	_	RESETRMCS	RESETRFUN	RESETTMCS	RESETTFU
bit 15							bit
r-x	r-x	r-x	R/W-0	R/W-1	R/W-1	R/W-0	R/W-1
_	_	_	LOOPBACK	TXPAUSE	RXPAUSE	PASSALL	RXENABLE
bit 7							bit
L egend: R = Readabl		W = Writab -n = Bit Val		P = Programma		r = Reserved b	it
Legend: R = Readabl U = Unimple	mented bit Reserved: N	-n = Bit Val Maintain as '	ue at POR: ('0', o'; ignore read	P = Programma '1', x = Unknov		r = Reserved b	it
Legend: R = Readabl U = Unimple bit 31-16 bit 15	Reserved: N	-n = Bit Val Maintain as ' T: Soft Rese	ue at POR: ('0', o'; ignore read	-	vn)	r = Reserved b	it
Legend: R = Readabl U = Unimple bit 31-16 bit 15	Reserved: N SOFTRESE Setting this I SIMRESET:	-n = Bit Val Maintain as f T: Soft Rese bit will put th Simulation	ue at POR: ('0', o'; ignore read et bit e MACMII in re Reset bit	'1', x = Unknov	vn) alue is '1'.		
Legend: R = Readabl U = Unimple bit 31-16 bit 15 bit 14	Reserved: N SOFTRESE Setting this I SIMRESET: Setting this I	-n = Bit Val Maintain as f T: Soft Rese bit will put th Simulation bit will cause	ue at POR: ('0', o'; ignore read et bit e MACMII in re Reset bit	'1', x = Unknov	vn) alue is '1'.		
Legend: R = Readabl U = Unimple bit 31-16	Reserved: N SOFTRESE Setting this I SIMRESET: Setting this I Reserved: N RESETRMC	-n = Bit Val Maintain as f T: Soft Rese bit will put th Simulation bit will cause Maintain as f S: Reset M	ue at POR: ('0', o'; ignore read et bit e MACMII in re Reset bit e a reset to the r o'; ignore read CS/RX bit	'1', x = Unknov set. Its default v	vn) alue is '1'. generator withi	n the Transmit F	
Legend: R = Readabl U = Unimple bit 31-16 bit 31-16 bit 15 bit 14 bit 13-12	Reserved: N SOFTRESE Setting this I SIMRESET: Setting this I Reserved: N RESETRMO Setting this I RESETRFU	-n = Bit Val Maintain as 6 T: Soft Rese bit will put th Simulation bit will cause Maintain as 6 S: Reset M bit will put th N: Reset R	ue at POR: ('0', o'; ignore read et bit e MACMII in re Reset bit e a reset to the r o'; ignore read CS/RX bit e MAC Control & Function bit	'1', x = Unknow set. Its default v random number Sub-layer/Rece	vn) alue is '1'. generator withi ive domain logi	n the Transmit F	
Legend: R = Readabl U = Unimple bit 31-16 bit 15 bit 15 bit 14 bit 13-12 bit 11	Reserved: N SOFTRESE Setting this I SIMRESET: Setting this I Reserved: N RESETRMO Setting this I RESETRFU Setting this I RESETTMO	-n = Bit Val Maintain as f T: Soft Rese bit will put th Simulation bit will cause Maintain as f S: Reset M bit will put th N: Reset R bit will put th S: Reset M	ue at POR: ('0', o'; ignore read et bit e MACMII in re Reset bit e a reset to the r o'; ignore read CS/RX bit e MAC Control CS/IX bit e MAC Receive CS/TX bit	'1', x = Unknov set. Its default v random number Sub-layer/Rece	vn) alue is '1'. generator withi ive domain logio n reset.	n the Transmit F c in reset.	
Legend: R = Readabl U = Unimple bit 31-16 bit 15 bit 14 bit 13-12 bit 11 bit 11	mented bit Reserved: M SOFTRESE Setting this M SIMRESET: Setting this M RESETRMO Setting this M RESETRFU Setting this M RESETTMO Setting this M RESETTFU	-n = Bit Val Maintain as a T: Soft Rese bit will put th Simulation bit will cause Maintain as a S: Reset M bit will put th N: Reset R bit will put th S: Reset Mu bit will put th N: Reset TX	ue at POR: ('0', o'; ignore read et bit e MACMII in re Reset bit e a reset to the r o'; ignore read CS/RX bit e MAC Control CS/RX bit e MAC Receive CS/TX bit e MAC Control CS/TX bit e MAC Control	'1', x = Unknow set. Its default v random number Sub-layer/Rece	vn) alue is '1'. generator withi ive domain logio n reset. omain logic in re	n the Transmit F c in reset.	

Note 1: This register has an associated Clear register (EMACxCFG1CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

- 2: This register has an associated Set register (EMACxCFG1SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
- 3: This register has an associated Invert register (EMACxCFG1INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

4: Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware. **Register 35-23:** EMACxCFG1: Ethernet Controller MAC Configuration 1 Register^(1,2,3,4) (Continued)

i togiotoi t		
bit 4	LOOPBACK: MAC Loopback mode bit	
	 1 = MAC Transmit interface is loop backed to the MAC Receive interface 0 = MAC normal operation 	
bit 3	TXPAUSE: MAC TX Flow Control bit	
	 1 = PAUSE Flow Control frames are allowed to be transmitted 0 = PAUSE Flow Control frames are blocked 	
bit 2	RXPAUSE: MAC RX Flow Control bit	
	 1 = The MAC acts upon received PAUSE Flow Control frames 0 = Received PAUSE Flow Control frames are ignored 	
bit 1	PASSALL: MAC Pass all Receive Frames bit	
	 1 = The MAC will accept all frames regardless of type (normal vs. Control) 0 = The received Control frames are ignored 	
bit 0	RXENABLE: MAC Receive Enable bit	
	1 = Enable the MAC receiving of frames	
	0 = Disable the MAC receiving of frames	

- **Note 1:** This register has an associated Clear register (EMACxCFG1CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxCFG1SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (EMACxCFG1INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_		_		—	_	_	_
oit 31	·						bit 2
r-x	r-x	r-x	ſ-X	r-x	r-x	r-x	r-x
—	_	_		—	—	_	—
it 23							bit
r-x	R/W-1	R/W-0	R/W-0	r-x	r-x	R/W-0	R/W-0
	EXCESSDFR	BPNOBKOFF	NOBKOFF	_	_	LONGPRE	PUREPR
it 15	·						bi
R/W-1	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
UTOPAD	^(5,6) VLANPAD ^(5,6)	PADENABLE ^(5,7)	CRCENABLE	DELAYCRC	HUGEFRM	LENGTHCK	FULLDPI
it 7							bi
egend:							
R = Reada	ble bit	W = Writable bit		P = Program	nable bit	r = Reserved	bit
J = Unimp	lemented bit	-n = Bit Value at P	POR: ('0', '1', x	= Unknown)			
it 14	EXCESSDER: 1 = The MAC w	ntain as '0'; ignore Excess Defer bit /ill defer to carrier i	indefinitely as p				
	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC without bac	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally c skoff reducing the c	indefinitely as p excessive defe Backoff bit ausing a collis chance of furthe	rral limit is rea ion during bac	ched ckpressure v		
bit 14 bit 13 bit 12	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC without bac 0 = The MAC w	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of koff reducing the of vill not remove the	indefinitely as p excessive defe Backoff bit ausing a collis chance of furthe	rral limit is rea ion during bac	ched ckpressure v		
bit 13	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC without bac 0 = The MAC w NOBKOFF: No 1 = Following a Backoff alg	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of koff reducing the of vill not remove the	indefinitely as p excessive defe Backoff bit ausing a collis chance of furthe backoff will immediated d in the Standar	rral limit is rea ion during bac er collisions an ly retransmit ra d	ched ckpressure v d ensuring t ather than us	transmit packe sing the Binary	ts get sen
	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC without bac 0 = The MAC w NOBKOFF: No 1 = Following a Backoff alg 0 = Following a	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of koff reducing the backoff bit collision, the MAC orithm as specified	indefinitely as p excessive defe Backoff bit causing a collis chance of furthe backoff will immediated d in the Standar C will use the Bi	rral limit is rea ion during bac er collisions an ly retransmit ra d	ched ckpressure v d ensuring t ather than us	transmit packe sing the Binary	ts get sen
bit 13 bit 12 bit 11-10	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC without bac 0 = The MAC w NOBKOFF: No 1 = Following a Backoff alg 0 = Following a	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of confireducing the of vill not remove the Backoff bit collision, the MAC orithm as specified collision, the MAC ntain as '0'; ignore	indefinitely as p excessive defe Backoff bit causing a collis chance of furthe backoff will immediated in the Standar will use the Bi read	rral limit is rea ion during bac er collisions an ly retransmit ra d nary Exponen ExCFG2CLR) a	ched ckpressure v d ensuring t ather than us tial Backoff a at an offset c	transmit packe sing the Binary algorithm of 0x4 bytes. W	ts get sen Exponent /riting a '1'
oit 13 oit 12 oit 11-10 Note 1:	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC without bac 0 = The MAC w NOBKOFF: No 1 = Following a Backoff alg 0 = Following a Reserved: Mai	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of koff reducing the of Backoff bit collision, the MAC orithm as specified collision, the MAC orithm as '0'; ignore associated Clear he Clear register of gnored.	indefinitely as p excessive defe Backoff bit causing a collis chance of furthe backoff will immediated in the Standar will use the Bi read register (EMAC will clear valid b	rral limit is rea ion during bac er collisions an ly retransmit ra d nary Exponen ExCFG2CLR) a bits in the asso	ched kpressure v d ensuring t ather than us tial Backoff a tial Backoff a at an offset o ociated regis	transmit packe sing the Binary algorithm of 0x4 bytes. W ster. Reads fro f 0x8 bytes. W	riting a '1' riting a '1' om the Cle
oit 13 oit 12 oit 11-10 Note 1: 2:	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC w without bac 0 = The MAC w NOBKOFF: No 1 = Following a Backoff alg 0 = Following a Reserved: Mai This register has ar any bit position in t This register has ar any bit position in t	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of content of reducing the of Backoff bit collision, the MAC orithm as specified collision, the MAC orithm as specified collision, the MAC nation as '0'; ignore associated Clear he Clear register will associated Set re be Set register will associated Invert he Invert register v	indefinitely as p excessive defe Backoff bit causing a collis chance of furthe backoff will immediated in the Standar will use the Bi read register (EMAC will clear valid bi set valid bits in register (EMAC	rral limit is rea ion during bac er collisions an ly retransmit ra d nary Exponen ExCFG2CLR) a bits in the asso (CFG2SET) at the associate CxCFG2INV) a	ched ckpressure v d ensuring t ather than us tial Backoff a at an offset of ociated regis an offset of d register. F t an offset o	transmit packe sing the Binary algorithm of 0x4 bytes. W ster. Reads fro f 0x8 bytes. W Reads from the f 0xC bytes. W	riting a '1' om the Cle riting a '1' Set regis
it 13 it 12 it 11-10 Note 1: 2: 3:	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC without bac 0 = The MAC w NOBKOFF: No 1 = Following a Backoff alg 0 = Following a Reserved: Mai This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored.	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of koff reducing the of Backoff bit collision, the MAC orithm as specified collision, the MAC orithm as specified collision, the MAC orithm as '0'; ignore associated Clear he Clear register will associated Set re be Set register will associated Invert he Invert register will accesses are allow	indefinitely as p excessive defe Backoff bit causing a collis chance of furthe backoff will immediated d in the Standar will use the Bi read register (EMAC will clear valid b egister (EMAC set valid bits in register (EMAC will invert valid l wed to these re	rral limit is rea ion during bac er collisions an ly retransmit ra d nary Exponen ExCFG2CLR) a bits in the asso (CFG2SET) at the associate ExCFG2INV) a bits in the asso gisters (includ	ched ckpressure v d ensuring t ather than us tial Backoff a tan offset of d register. F t an offset o cociated regis	transmit packe sing the Binary algorithm of 0x4 bytes. W ster. Reads fro f 0x8 bytes. W Reads from the f 0xC bytes. W ster. Reads fro	riting a '1' miting a '1' om the Cle riting a '1' Set regis /riting a '1' om the Inv
iit 13 iit 12 iit 11-10 Note 1: 2: 3: 4:	EXCESSDER: 1 = The MAC w 0 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC w without bac 0 = The MAC w NOBKOFF: Not 1 = Following a Backoff alg 0 = Following a Reserved: Mai This register has ar any bit position in the register should be in This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored. This register has ar any bit position in the should be ignored. This register has ar any bit position in the Both 16- and 32-bit	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of koff reducing the of Backoff bit collision, the MAC orithm as specified collision, the MAC orithm as specified collision, the MAC ntain as '0'; ignore associated Clear he Clear register vill associated Set re be Set register will associated Invert he Invert register vi gnored. accesses are allow not allowed and ar	indefinitely as p excessive defe Backoff bit causing a collis chance of furthe backoff will immediated d in the Standar will use the Bi read register (EMACx will clear valid bits in register (EMACx set valid bits in register (EMACx set valid bits in register (EMACx	rral limit is rea ion during bac er collisions an ly retransmit ra d nary Exponen ExCFG2CLR) a bits in the asso (CFG2SET) at the associate CxCFG2INV) a bits in the asso gisters (includi e hardware.	ched ckpressure v d ensuring t ather than us tial Backoff a at an offset of cociated regis an offset of d register. F t an offset o pociated regis ng the Set,	transmit packe sing the Binary algorithm of 0x4 bytes. W ster. Reads fro f 0x8 bytes. W Reads from the f 0xC bytes. W ster. Reads fro Clear and Inve	riting a '1' om the Cle riting a '1' Set regis riting a '1' om the Inv ert register
it 13 it 12 it 11-10 Note 1: 2: 3: 4: 5:	EXCESSDER: 1 = The MAC w 0 = The MAC w BPNOBKOFF 1 = The MAC w without bac 0 = The MAC w NOBKOFF: No 1 = Following a Backoff alg 0 = Following a Reserved: Mai This register has ar any bit position in t register should be ignored. This register has ar any bit position in t should be ignored. This register has ar any bit position in t should be ignored. This register has ar any bit position in t should be ignored. This register has ar any bit position in t should be ignored. This register has ar any bit position in t should be ignored. This register has ar any bit position in t should be ignored. This register has ar any bit position in t	Excess Defer bit vill defer to carrier i vill abort when the Backpressure/No after incidentally of koff reducing the of Backoff bit collision, the MAC orithm as specified collision, the MAC orithm as specified collision, the MAC orithm as '0'; ignore associated Clear the Clear register will associated Set re be Set register will associated Invert the Invert register will accesses are allow not allowed and ar a description of th	indefinitely as p excessive defe Backoff bit causing a collis chance of furthe backoff will immediated d in the Standar will use the Bi read register (EMAC will clear valid b egister (EMAC set valid bits in register (EMAC will invert valid l wed to these re- e ignored by the pead function	rral limit is rea ion during bac er collisions an ly retransmit ra d nary Exponen ExCFG2CLR) a bits in the asso (CFG2SET) at the associate CxCFG2INV) a bits in the asso gisters (includi e hardware.	ched ckpressure v d ensuring t ather than us tial Backoff a at an offset of cociated regis an offset of d register. F t an offset o pociated regis ng the Set,	transmit packe sing the Binary algorithm of 0x4 bytes. W ster. Reads fro f 0x8 bytes. W Reads from the f 0xC bytes. W ster. Reads fro Clear and Inve	riting a '1 pm the Clor riting a '1 e Set regist riting a '1 pm the Inv ert register

Register 3	5-24: EMACxCFG2: Ethernet Controller MAC Configuration 2 Register ^(1,2,3,4) (Continued)
bit 9	LONGPRE: Long Preamble Enforcement bit
	 1 = The MAC only allows receive packets which contain preamble fields less than 12 bytes in length 0 = The MAC allows any length preamble as per the Standard
bit 8	PUREPRE: Pure Preamble Enforcement bit
	 1 = The MAC will verify the content of the preamble to ensure it contains 0x55 and is error-free. A packet with errors in its preamble is discarded 0 = The MAC does not perform any preamble checking
bit 7	AUTOPAD: Auto Detect Pad Enable bit ^(5,6)
	 1 = The MAC will automatically detect the type of frame, either tagged or untagged, by comparing the two octets following the source address with 0x8100 (VLAN Protocol ID) and pad accordingly 0 = The MAC does not perform auto detection
bit 6	VLANPAD: VLAN Pad Enable bit ^(5,6)
	 1 = The MAC will pad all short frames to 64 bytes and append a valid CRC 0 = The MAC does not perform padding of short frames
bit 5	PADENABLE: Pad/CRC Enable bit ^(5,7)
	 1 = The MAC will pad all short frames 0 = The frames presented to the MAC have a valid length
bit 4	CRCENABLE: CRC Enable1 bit
	 The MAC will append a CRC to every frame whether padding was required or not. Must be set if PADENABLE is set The frames presented to the MAC have a valid CRC
bit 3	DELAYCRC: Delayed CRC bit
	This bit determines the number of bytes, if any, of proprietary header information that exist on the front of IEEE 802.3 frames.
	 1 = Four bytes of header (ignored by the CRC function) 0 = No proprietary header
bit 2	HUGEFRM: Huge Frame enable bit
	 1 = Frames of any length are transmitted and received 0 = Huge frames are not allowed for receive or transmit
bit 1	LENGTHCK: Frame Length checking bit
	1 = Both transmit and receive frame lengths are compared to the Length/Type field. If the Length/Type field represents a length then the check is performed. Mismatches are reported on the Trans- mit/Receive Statistics Vector
	0 = Length/Type field check is not performed
bit 0	FULLDPLX: Full-Duplex Operation bit
	 1 = The MAC operates in Full-Duplex mode 0 = The MAC operates in Half-Duplex mode
Note 1:	This register has an associated Clear register (EMACxCFG2CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
2:	This register has an associated Set register (EMACxCFG2SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
3:	This register has an associated Invert register (EMACxCFG2INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
4:	Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.
5:	Table 35-2 provides a description of the pad function based on the configuration of this register.
6:	This bit is ignored if PADENABLE is cleared.

35

Ethernet Controller

PIC32MX Family Reference Manual

	Table 35-2: Pad Operation								
Туре	AUTOPAD	VLANPAD	PADENABLE	Action					
Any	Х	Х	0	No pad, check CRC					
Any	0	0	1	Pad to 60 Bytes, append CRC					
Any	Х	1	1	Pad to 64 Bytes, append CRC					
Any	1	0	1	If untagged: Pad to 60 Bytes, append CRC If VLAN tagged: Pad to 64 Bytes, append CRC					

Table 35-2:	Pad Operation
	i uu opoiulion

Register 35-2	5: EMACXIPO	GI: Ethernet C	ontroller MAC	васк-то-вас	k Interpacket C	ap Register	,=,0,+)
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—			—	—	—	
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—		—	—	—	
bit 15							bit 8
r-x	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
—			В	2BIPKTGP<6:	0>		
bit 7							bit 0

Register 35-25:	EMACxIPGT: Ethernet Controller MAC Back-to-Back Interpacket Gap Register ^(1,2,3,4)
-----------------	---

Legend:R = Readable bitW = Writable bitP = Programmable bitr = Reserved bitU = Unimplemented bit-n = Bit Value at POR: ('0', '1', x = Unknown)

bit 31-7 **Reserved:** Maintain as '0'; ignore read

bit 6-0 B2BIPKTGP<6:0>: Back-to-Back Interpacket Gap bits

This is a programmable field representing the nibble time offset of the minimum possible period between the end of any transmitted packet, to the beginning of the next. In Full-Duplex mode, the register value should be the desired period in nibble times minus 3. In Half-Duplex mode, the register value should be the desired period in nibble times minus 6. In Full-Duplex the recommended setting is 0x15 (21d), which represents the minimum IPG of 0.96 μ s (in 100 Mbps) or 9.6 μ s (in 10 Mbps). In Half-Duplex mode, the recommended setting is 0x12 (18d), which also represents the minimum IPG of 0.96 μ s (in 100 Mbps) or 9.6 μ s (in 100 Mbps) or 9.6 μ s (in 100 Mbps).

- **Note 1:** This register has an associated Clear register (EMACxIPGTCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxIPGTSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (EMACxIPGTINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.

Register 35-4	20: EIVIAUXIP	GR: Ethernet Co	ntroller wa	C NON-DACK-LO	-васк інтегра	ackel Gap Regist	er
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	—	_	—	_	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	_	_	_	—
bit 23							bit 16
r-x	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1	R/W-0	R/W-0
_			Ν	B2BIPKTGP1<6	6:0>		
bit 15							bit 8
r-x	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-1	R/W-0
_				B2BIPKTGP2<6	-		
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable bi	t	P = Programm	nable bit	r = Reserved bit	

Register 35-26: EMACxIPGR: Ethernet Controller MAC Non-Back-to-Back Interpacket Gap Register^(1,2,3,4)

bit 31-15 **Reserved:** Maintain as '0'; ignore read

U = Unimplemented bit

bit 14-8 NB2BIPKTGP1<6:0>: Non-Back-to-Back Interpacket Gap Part 1 bits

-n = Bit Value at POR: ('0', '1', x = Unknown)

This is a programmable field representing the optional carrierSense window referenced in IEEE 802.3/4.2.3.2.1 'Carrier Deference'. If carrier is detected during the timing of IPGR1, the MAC defers to carrier. If, however, carrier becomes after IPGR1, the MAC continues timing IPGR2 and transmits, knowingly causing a collision, thus ensuring fair access to medium. Its range of values is 0x0 to IPGR2. Its recommend value is 0xC (12d).

bit 7 **Reserved:** Maintain as '0'; ignore read

bit 6-0 NB2BIPKTGP2<6:0>: Non-Back-to-Back Interpacket Gap Part 2 bits

This is a programmable field representing the non-back-to-back Inter-Packet-Gap. Its recommended value is 0x12 (18d), which represents the minimum IPG of $0.96 \ \mu s$ (in 100 Mbps) or $9.6 \ \mu s$ (in 10 Mbps).

- **Note 1:** This register has an associated Clear register (EMACxIPGRCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxIPGRSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (EMACxIPGRINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.

egister 35-27: EMACxCLRT: Ethernet Controller MAC Collision Window/Retry Limit Register(1,2,3,4)							
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	—	—	—	—	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—		—	_	_	_		
bit 23							bit 16
r-x	r-x	R/W-1	R/W-1	R/W-0	R/W-1	R/W-1	R/W-1
-	_			CWINDO			
bit 15							bit 8
r-x	r-x	r-x	r-x	R/W-1	R/W-1	R/W-1	R/W-1
_	_	_	—		RETX	<3:0>	
bit 7				•			bit 0
Legend:							
R = Readable b	oit	W = Writable b	oit	P = Programn	nable bit	r = Reserved	bit
U = Unimpleme	nted bit	-n = Bit Value	at POR: ('0', '1	', x = Unknowi	ר)		

Register 35-27: EMACxCLRT: Ethernet Controller MAC Collision Window/Retry Limit Register^(1,2,3,4)

bit 31-14 **Reserved:** Maintain as '0'; ignore read

bit 13-8 CWINDOW<5:0>: Collision Window bits

This is a programmable field representing the slot time or collision window during which collisions occur in properly configured networks. Since the collision window starts at the beginning of transmission, the preamble and SFD is included. Its default of 0x37 (55d) corresponds to the count of frame bytes at the end of the window.

bit 7-4 Reserved: Maintain as '0'; ignore read

bit 3-0 **RETX<3:0>:** Retransmission Maximum bits

This is a programmable field specifying the number of retransmission attempts following a collision before aborting the packet due to excessive collisions. The Standard specifies the maximum number of attempts (attemptLimit) to be 0xF (15d). Its default is '0xF'.

- **Note 1:** This register has an associated Clear register (EMACxCLRTCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxCLRTSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (EMACxCLRTINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.

r-x	r-x	r-x —
_	—	_
		bit 24
r-x	r-x	r-x
—	—	
		bit 16
R/W-1	R/W-0	R/W-1
		bit 8
R/W-1	R/W-1	R/W-0
		bit 0
mmable bit	r = Reserved bit	
own)		
	R/W-1 R/W-1	- - R/W-1 R/W-0 R/W-1 R/W-1 mmable bit r = Reserved bit

Register 35-28: EMACxMAXF: Ethernet Controller MAC Maximum Frame Length Register^(1,2,3,4)

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 MACMAXF<15:0>: Maximum Frame Length bits⁽⁵⁾

This field resets to 0x05EE, which represents a maximum receive frame of 1518 octets. An untagged maximum size Ethernet frame is 1518 octets. A tagged frame adds four octets for a total of 1522 octets. If a shorter/longer maximum length restriction is desired, program this 16-bit field.

- **Note 1:** This register has an associated Clear register (EMACxMAXFCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxMAXFSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (EMACxMAXFINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.
 - 5: If a proprietary header is allowed, this field should be adjusted accordingly. For example, if 4-byte headers are prepended to frames, MACMAXF could be set to 1527 octets. This would allow the maximum VLAN tagged frame plus the 4-byte header.

 pit 31			r-x	r-x	r-x	r-x	r-x
oit 31	—	—	_	—			—
							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	_	_	—	_		
bit 23							bit 16
r-0	r-x	r-x	r-1	R/W-0	r-x	r-x	R/W-0
—	—	_	_	RESETRMII ⁽⁵⁾	_	—	SPEEDRMII ⁽⁵⁾
oit 15							bit 8
r-0	r 0	r 0	r 0	r 0	F V/	r 0	r 0
r-0	r-0	r-0	r-0	r-0	r-x	r-0	r-0
 oit 7	—	_		_		_	bit C
bit 31-12	Reserved: Ma	aintain as 'o';	ignore read				
bit 11	RESETRMII:		0				
	1 = Reset the 0 = Normal O		odule				
bit 10-9	Reserved: Ma	-	ignore read				
bit 8	SPEEDRMII:		-				
	This bit config	ures the Red	uced MII logic	for the current ope	erating speed	d.	
	1 = RMII runn	•	•				
	0 = RMII runn						
bit 7-0	Reserved: Ma	aintain as '0';	ignore read				
				ter (EMACxSUPP(ytes. Writing a '1
Note 1:	register should t					register. Rea	ads from the Clea
	register should the This register has	be ignored. s an associate n the Set regi	ed Set register	r (EMACxSUPPSE	T) at an offse	et of 0x8 byte	

- 3: This register has an associated Invert register (EMACxSUPPINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
- **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.
- 5: These bits are used for the RMII module only.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		_	_				_
oit 31							bit 2
11.51							Dit 2
rv	rv	r v	rv	rv	rv	rv	rv
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
 oit 23				_	_	—	
JII 23							bit 1
r	r v	r v	r	r v	r v	r v	rv
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
				_		_	
bit 15							bit
		r \/	r \/	F 12	R/W-0	R/W-0	R/W-0
r-x	r-x	r-x	r-x	r-x		TESTPAUSE ⁽⁵⁾	SHRTQNTA ⁽
	_				TESTBP	TESTPAUSE	
oit 7							bit
it 31-3	Reserved: M	laintain as '0';	ignore read	, '1', x = Unkn	iown)		
bit 31-3 bit 2	Reserved: M TESTBP: Te 1 = The MAC raising 0 = Normal C TESTPAUS 1 = The MAC	faintain as 'o'; st Backpressu C will assert ba carrier sense. Operation E: Test PAUSE Control sub-la	ignore read re bit ackpressure o A transmit pa E bit ⁽⁵⁾ ayer will inhib	on the link. Ba acket from the it transmissior	ackpressure ca system will be	uses preamble to sent during backp PAUSE Receive Co	oressure.
bit 31-3 bit 2	Reserved: M TESTBP: Te 1 = The MAC raising 0 = Normal C TESTPAUS 1 = The MAC	faintain as 'o'; st Backpressu C will assert ba carrier sense. Operation E: Test PAUSE Control sub-la ero pause time	ignore read re bit ackpressure o A transmit pa E bit ⁽⁵⁾ ayer will inhib	on the link. Ba acket from the it transmissior	ackpressure ca system will be	sent during back	oressure.
U = Unimp bit 31-3 bit 2 bit 1 bit 0	Reserved: M TESTBP: Te 1 = The MAC raising 0 = Normal C TESTPAUS 1 = The MAC a non-z 0 = Normal C SHRTQNTAS	laintain as '0'; st Backpressu C will assert bacarrier sense. Operation E: Test PAUSE Control sub-la ero pause time Operation	ignore read re bit ackpressure o A transmit pa E bit ⁽⁵⁾ ayer will inhib e parameter v JSE Quanta b	on the link. Ba acket from the it transmissior was received it(⁵)	ackpressure ca system will be ns, just as if a P	sent during back	pressure.
pit 31-3 pit 2 pit 1	Reserved: M TESTBP: Te 1 = The MAC raising 0 = Normal C TESTPAUS 1 = The MAC a non-z 0 = Normal C SHRTQNTAS	laintain as 'o'; st Backpressu C will assert bac carrier sense. Operation E: Test PAUSE Control sub-la ero pause time Operation C shortcut PAL C reduces the o	ignore read re bit ackpressure o A transmit pa E bit ⁽⁵⁾ ayer will inhib e parameter v JSE Quanta b	on the link. Ba acket from the it transmissior was received it(⁵)	ackpressure ca system will be ns, just as if a P	sent during back	oressure.
pit 31-3 pit 2 pit 1 pit 0	Reserved: M TESTBP: Te 1 = The MAG raising 0 = Normal C TESTPAUS 1 = The MAC a non-z 0 = Normal C SHRTQNTA: 1 = The MAC 0 = Normal C	laintain as '0'; st Backpressu C will assert bac carrier sense. Operation E: Test PAUSE Control sub-la ero pause time Operation Shortcut PAL C reduces the of Operation as an associat on in the Clear	ignore read re bit ackpressure o A transmit pa E bit ⁽⁵⁾ ayer will inhib e parameter v JSE Quanta b effective PAU ed Clear regi	on the link. Ba acket from the it transmissior was received _{iit} (5) SE Quanta fro ster (EMACxT	ackpressure ca system will be ns, just as if a P om 64 byte-tim ESTCLR) at a	sent during back	oressure. ontrol frame wi tes. Writing a '
bit 31-3 bit 2 bit 1 bit 0 Note 1:	Reserved: M TESTBP: Te 1 = The MAC raising 0 = Normal C TESTPAUS 1 = The MAC a non-z 0 = Normal C SHRTQNTA: 1 = The MAC 0 = Normal C This register ha to any bit positi register should This register ha	laintain as '0'; st Backpressu C will assert bac carrier sense. Operation E: Test PAUSE Control sub-latero pause time Operation C reduces the operation as an association in the Clear be ignored. as an association the Set reg	ignore read re bit ackpressure of A transmit pa E bit ⁽⁵⁾ ayer will inhib e parameter w JSE Quanta b effective PAU ed Clear regi r register will ed Set registe	on the link. Ba acket from the it transmissior was received _{it} (5) SE Quanta fro ster (EMACxT clear valid bits er (EMACxTES	ackpressure ca system will be ns, just as if a P om 64 byte-tim ESTCLR) at a in the associa STSET) at an o	sent during backp AUSE Receive Co es to 1 byte-time n offset of 0x4 byt	oressure. ontrol frame wi tes. Writing a ' s from the Clea s. Writing a '1'
Dit 31-3 Dit 2 Dit 1 Dit 0 Note 1: 2:	Reserved: M TESTBP: Te 1 = The MAC raising 0 = Normal C TESTPAUS 1 = The MAC a non-z 0 = Normal C SHRTQNTAS 1 = The MAC 0 = Normal C This register ha to any bit positi register should This register ha any bit position should be ignor This register ha	laintain as '0'; st Backpressu C will assert be carrier sense. Operation E: Test PAUSE Control sub-la ero pause time Operation C reduces the of Operation as an associat be ignored. as an associat in the Set reg red. as an associat on in the Invert	ignore read re bit ackpressure of A transmit pa E bit ⁽⁵⁾ ayer will inhib e parameter v JSE Quanta b effective PAU ed Clear regi r register will of ed Set register ister will set v ed Invert regi	on the link. Ba acket from the it transmission was received _{it} (5) SE Quanta fro ster (EMACxT clear valid bits er (EMACxTEs alid bits in the ster (EMACxT	ackpressure ca system will be ns, just as if a P om 64 byte-tim ESTCLR) at a in the associa STSET) at an o associated reg FESTINV) at an	sent during backp AUSE Receive Co es to 1 byte-time n offset of 0x4 byt ted register. Read	tes. Writing a ' s from the Clea . Writing a '1' the Set regist tes. Writing a '1
bit 31-3 bit 2 bit 1 bit 0 Note 1: 2: 3:	Reserved: M TESTBP: Te 1 = The MAC raising 0 = Normal C TESTPAUS 1 = The MAC a non-z 0 = Normal C SHRTQNTA 1 = The MAC 0 = Normal C This register ha to any bit positi register should This register ha any bit position should be ignor This register ha to any bit position	laintain as '0'; st Backpressu C will assert bac carrier sense. Operation E: Test PAUSE Control sub-latero pause time Operation C reduces the operation as an associat on in the Clear be ignored. as an associat in the Set reg red. as an associat on in the Invert be ignored. 2-bit accesses	ignore read re bit ackpressure of A transmit pa E bit ⁽⁵⁾ ayer will inhib e parameter will SE Quanta b effective PAU ed Clear register will of register will set w ed Invert register will i are allowed t	on the link. Ba acket from the it transmissior was received _{ait} (5) SE Quanta fro ster (EMACxTE alid bits in the ster (EMACxTE alid bits in the ster (EMACxTE alid bits in the ster (EMACxTE alid bits in the	ackpressure ca system will be ns, just as if a P om 64 byte-tim ESTCLR) at a in the associa STSET) at an o associated reg rESTINV) at an a in the associa	sent during backp PAUSE Receive Co es to 1 byte-time n offset of 0x4 byt ted register. Read offset of 0x8 bytes gister. Reads from n offset of 0xC byt	oressure. ontrol frame wi tes. Writing a ' s from the Cle s. Writing a '1' the Set regist tes. Writing a ' s from the Inve

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		_	_		_		
it 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	_	_				_
bit 23							bit 16
R/W-0	r-x	r-x	r-x	r-x	r-x	r-x	r-x
RESETMG	MT —	_	_	_		_	_
bit 15							bit 8
r-x	r-x	R/W-1	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—		CLKSEL	<3:0> ⁽⁵⁾		NOPRE	SCANINC
bit 7							bit 0
Legend:							
R = Reada	uhle bit	W = Writable	hit د	P = Program	nable bit	r = Reserved	hit
	lemented bit		e at POR: ('0', '1	•		1 1.000	
<u> </u>			our or , . ,	I, A C	VIII		
bit 31-16	Reserved: N	Maintain as '0';	ignore read				
		Vlaintain as '0'; /IT: Test Reset I	•				
bit 15	KESELING	T: lesi reservi	A/III N/Ian	nt hir			
			-				
	1 = Reset the	e MII Managem	-				
bit 14-6	1 = Reset the 0 = Normal C	e MII Managen Operation	nent module				
	1 = Reset the 0 = Normal (Reserved: N	e MII Managen Operation Maintain as 'o';	ignore read				
bit 14-6 bit 5-2	1 = Reset the 0 = Normal (Reserved: N CLKSEL<3:	e MII Managen Operation Maintain as 'o'; : 0>: MII Manage	nent module ignore read ement Clock Se	lect 1 bits ⁽⁵⁾	Manademe	-+ Clack (MD)	2) which IFFF
	1 = Reset the 0 = Normal C Reserved: N CLKSEL<3: This field is u	e MII Managen Operation Maintain as '0'; : 0>: MII Manage used by the clo	ignore read	lect 1 bits ⁽⁵⁾ n creating the			
	1 = Reset the 0 = Normal C Reserved: N CLKSEL<3: This field is u 802.3u defin	e MII Managen Operation Maintain as '0'; : 0>: MII Manage used by the clo	nent module ignore read ement Clock Se ick divide logic ir ster than 2.5 MH	lect 1 bits ⁽⁵⁾ n creating the			
bit 5-2	1 = Reset the 0 = Normal C Reserved: N CLKSEL<3: This field is u 802.3u defin NOPRE: Suj	e MII Managen Operation Maintain as 'o'; :0>: MII Manage used by the clo les to be no fas ppress Preamb	nent module ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs	s support clock	rates up to 12	2.5 MHz.
bit 5-2	1 = Reset the 0 = Normal C Reserved: N CLKSEL<3: This field is u 802.3u defin NOPRE: Sup 1 = The MIN	e MII Managen Operation Maintain as 'o'; :0>: MII Manage used by the clo les to be no fas ppress Preamb	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit rill perform read/	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs	s support clock	rates up to 12	2.5 MHz.
bit 5-2	1 = Reset the 0 = Normal C Reserved: N CLKSEL<3: This field is u 802.3u defin NOPRE: Sup 1 = The MII M support s	e MII Manager Operation Maintain as 'o'; :0>: MII Manage used by the clo ies to be no fas ppress Preamb Management w suppressed pre	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit rill perform read/	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi	s support clock	rates up to 12	2.5 MHz.
bit 5-2	1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support s 0 = Normal r	e MII Manager Operation Maintain as 'o'; :0>: MII Manage used by the clo ies to be no fas ppress Preamb Management w suppressed pre	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi	s support clock	rates up to 12	2.5 MHz.
bit 5-2 bit 1	 1 = Reset the 0 = Normal 0 Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII 	e MII Manager Operation Maintain as '0'; :0>: MII Manage used by the clo les to be no fas ppress Preamb Management w suppressed pre read/write cycle Scan Increment Management n	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs write cycles wi d orm read cycle	s support clock thout the 32-bi s across a ran	rates up to 12 t preamble fiel ge of PHYs. T	2.5 MHz. d. Some PHYs
bit 5-2 bit 1	 1 = Reset the 0 = Normal 0 Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII will start 	e MII Manager Operation Maintain as '0'; :0>: MII Manage used by the clo- les to be no fas ppress Preamb Management w suppressed pre read/write cycle Scan Increment Management n from address 1	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfo 1 through the va	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs write cycles wi d orm read cycle	s support clock thout the 32-bi s across a ran	rates up to 12 t preamble fiel ge of PHYs. T	2.5 MHz. d. Some PHYs
bit 5-2 bit 1	 1 = Reset the 0 = Normal 0 Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII will start 	e MII Manager Operation Maintain as '0'; :0>: MII Manage used by the clo les to be no fas ppress Preamb Management w suppressed pre read/write cycle Scan Increment Management n	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfo 1 through the va	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs write cycles wi d orm read cycle	s support clock thout the 32-bi s across a ran	rates up to 12 t preamble fiel ge of PHYs. T	2.5 MHz. d. Some PHYs
bit 5-2 bit 1 bit 0	 1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII will start 0 = Continuct 	e MII Manager Operation Maintain as '0'; 0>: MII Manage used by the clo tes to be no fas ppress Preamb Management w suppressed pre read/write cycle Scan Increment Management n from address 1 bus reads of the	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi d orm read cycle lue set in EMA	s support clock thout the 32-bi s across a ran \CxMADR <ph< td=""><td>rates up to 12 t preamble fiel ge of PHYs. T YADDR></td><td>2.5 MHz. d. Some PHYs he read cycles</td></ph<>	rates up to 12 t preamble fiel ge of PHYs. T YADDR>	2.5 MHz. d. Some PHYs he read cycles
bit 5-2 bit 1 bit 0	1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support s 0 = Normal r SCANINC: S 1 = The MII will start 0 = Continuc This register has	e MII Manager Operation Maintain as '0'; 0>: MII Manage used by the clo tes to be no fas ppress Preamb Management w suppressed pre read/write cycle Scan Increment Management n from address 1 bus reads of the an associated	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (1	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offi</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1
bit 5-2 bit 1 bit 0	 1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII will start 0 = Continuct 	e MII Manager Operation Maintain as '0'; 0>: MII Manage used by the clo les to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 bus reads of the s an associated n in the Clear re	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (1	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offi</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1
bit 5-2 bit 1 bit 0 Note 1:	1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support s 0 = Normal n SCANINC: S 1 = The MII will start 0 = Continuo This register has to any bit position register should be	e MII Manager Operation Maintain as '0'; :0>: MII Manager used by the clo- les to be no fas ppress Preamb Management w suppressed pre read/write cycle Scan Increment Management n from address 1 ous reads of the an associated n in the Clear re- be ignored.	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH. ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (le egister will clear	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG valid bits in th	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offe e associated re</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1 from the Clea
bit 5-2 bit 1 bit 0 Note 1:	1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support s 0 = Normal r SCANINC: S 1 = The MII will start 0 = Continuo This register has to any bit position	e MII Manager Operation Maintain as '0'; :0>: MII Manager used by the clo- ies to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 ous reads of the an associated n in the Clear re- be ignored.	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH. ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (I egister will clear Set register (EN	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG valid bits in the	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offs e associated re</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1 from the Clear Writing a '1' to
bit 5-2 bit 1 bit 0 Note 1:	1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support s 0 = Normal r SCANINC: S 1 = The MII will start 0 = Continuo This register has to any bit positior register should be This register has	e MII Managem Operation Maintain as '0'; :0>: MII Manage used by the clo- ies to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 bus reads of the an associated n in the Clear re- be ignored. an associated n the Set registe	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH. ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (I egister will clear Set register (EN	lect 1 bits ⁽⁵⁾ n creating the z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG valid bits in the	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offs e associated re</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1 from the Clea Writing a '1' to
bit 5-2 bit 1 bit 0 Note 1: 2:	 1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is a 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII will start 0 = Continue This register has to any bit position in should be ignored	e MII Manager Operation Maintain as '0'; :0>: MII Manage used by the clo les to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 bus reads of the s an associated n in the Clear re- be ignored. an associated n the Set register ed.	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (I egister will clear Set register (EN er will set valid b	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG valid bits in the	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offse e associated re ET) at an offset ciated register</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads t of 0x8 bytes. . Reads from t	2.5 MHz. d. Some PHY: he read cycles es. Writing a '1 from the Clea Writing a '1' to he Set registe
bit 5-2 bit 1 bit 0 Note 1: 2:	 1 = Reset the 0 = Normal 0 Reserved: N CLKSEL<3: This field is u 802.3u define NOPRE: Sup 1 = The MII N support s 0 = Normal r SCANINC: S 1 = The MII will start 0 = Continuo This register has to any bit position register should be This register has any bit position in	e MII Manager Operation Maintain as '0'; :0>: MII Manager used by the clo les to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 bus reads of the s an associated n in the Clear re- be ignored. an associated n the Set register cd. an associated	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (I egister will clear Set register (EN er will set valid b	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG valid bits in the MACxMCFGSE bits in the asso	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offset e associated re ET) at an offset ciated register</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads t of 0x8 bytes. . Reads from t set of 0xC byte	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1' from the Clea Writing a '1' to he Set registe es. Writing a '1
bit 5-2 bit 1 bit 0 Note 1: 2:	 1 = Reset the 0 = Normal O Reserved: N CLKSEL<3: This field is a 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII will start 0 = Continuo This register has to any bit position ir should be ignored This register has	e MII Managem Operation Maintain as '0'; :0>: MII Manage used by the clo- tes to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 ous reads of the an associated n in the Clear re- te ignored. an associated n the Set register an associated n the Set register an associated n in the Invert re-	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (I egister will clear Set register (EN er will set valid b	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG valid bits in the MACxMCFGSE bits in the asso	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offset e associated re ET) at an offset ciated register</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads t of 0x8 bytes. . Reads from t set of 0xC byte	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1' from the Clea Writing a '1' to he Set registe es. Writing a '1
bit 5-2 bit 1 bit 0 Note 1: 2: 3:	 1 = Reset the 0 = Normal 0 Reserved: N CLKSEL<3: This field is a 802.3u define NOPRE: Sup 1 = The MII N support so 0 = Normal r SCANINC: So 1 = The MII N will start 0 = Continue This register has to any bit position ir should be ignored. This register has any bit position ir should be ignored.	e MII Managem Operation Maintain as '0'; :0>: MII Manage used by the clo- ies to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 bus reads of the an associated in in the Clear re- be ignored. an associated in the Set register an associated in the Invert re- be ignored.	ignore read ement Clock Se ock divide logic ir ster than 2.5 MH ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (le egister will clear Set register (EN er will set valid b Invert register (egister will invert	lect 1 bits ⁽⁵⁾ n creating the l z. Some PHYs write cycles wi d orm read cycle lue set in EMA EMACxMCFG valid bits in the MACxMCFGSE bits in the asso EMACxMCFG cyalid bits in th	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offset e associated re ciated register siNV) at an offs e associated re</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads t of 0x8 bytes. Reads from t set of 0xC byte egister. Reads	2.5 MHz. d. Some PHYs he read cycles es. Writing a '1' from the Clea Writing a '1' to he Set registe es. Writing a '1 from the Inver
bit 5-2 bit 1 bit 0 Note 1: 2: 3:	 1 = Reset the 0 = Normal 0 Reserved: N CLKSEL<3: This field is a 802.3u define NOPRE: Sup 1 = The MII N support s 0 = Normal r SCANINC: S 1 = The MII will start 0 = Continuo This register has to any bit position register should be This register has any bit position in should be ignored. This register has to any bit position register should be	e MII Managem Operation Maintain as '0'; :0>: MII Manage used by the clo- ies to be no fas ppress Preamb Management w suppressed pre- read/write cycle Scan Increment Management n from address 1 bus reads of the an associated n in the Clear re- be ignored. an associated n the Set registed an in the Invert re- be ignored. an associated n in the Invert re- be ignored.	ignore read ement Clock Se ock divide logic in ster than 2.5 MH. ole bit vill perform read/ eamble es are performed t bit nodule will perfor 1 through the va e same PHY Clear register (legister will clear Set register will clear Set register (EN er will set valid to Invert register (egister will invert	lect 1 bits ⁽⁵⁾ in creating the l z. Some PHYs write cycles with orm read cycle lue set in EMA EMACXMCFG valid bits in the MACXMCFGSE bits in the asso EMACXMCFG cyalid bits in the se registers (ir	s support clock thout the 32-bi s across a ran CxMADR <ph CLR) at an offse e associated re sociated register including the Se</ph 	rates up to 12 t preamble fiel ge of PHYs. T YADDR> set of 0x4 byte egister. Reads t of 0x8 bytes. Reads from t set of 0xC byte egister. Reads	2.5 MHz. d. Some PHY: he read cycle: es. Writing a '1' from the Clea Writing a '1' to he Set registe es. Writing a '1 from the Inver

35

Ethernet Controller

Table 35-3: MIIM Clock Selection	
MIIM Clock Select	EMACxMCFG<5:2>
SCLK divided by 4	000x
SCLK divided by 6	0010
SCLK divided by 8	0011
SCLK divided by 10	0100
SCLK divided by 14	0101
SCLK divided by 20	0110
SCLK divided by 28	0111
SCLK divided by 40	1000
Undefined	Any other combination

.... ----- 4 2

Register 3	5-32: EMACxMC	MD: Ethernet	Controller MA	C MII Manage	ement Comma	and Register ^{(1,;}	2,3,4)
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—			—	_
oit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_		_		_	_	
bit 23							bit 1
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_		_	_	_	_	_	_
bit 15							bit 8
r-x	r-x	r-x	Г-Х	r-x	r-x	R/W-0	R/W-0
	_	_	_	_	_	SCAN	READ
bit 7							bit (
oit 31-2 oit 1 oit 0	SCAN: MII M 1 = The MII M toring the 0 = Normal O READ: MII M 1 = The MII M EMACXM	Link Fail) peration anagement Re Management r IRDD register Management m	•	it orm a single re	ead cycle. The	e read data is r	eturned in the
	This register has to any bit positio register should b This register has any bit position i should be ignore	n in the Clear r be ignored. an associated	egister will clear I Set register (El	valid bits in th	e associated r ET) at an offse	egister. Reads	from the Clea

4: Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.

			ie inin inanage			
r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—
						bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	_	—
	•		•			bit 16
r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
_	—		F	HYADDR<4:0	>	
	•					bit 8
r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_		م	REGADDR<4:0	>	
	·					bit 0
bit	W = Writable I	oit	P = Programn	nable bit	r = Reserved I	oit
ented bit	-n = Bit Value	at POR: ('0', '1	', x = Unknowi	ר)		
		r-x r-x r-x r-x r-x r-x bit W = Writable I	r-x $r-x$ $r-x$ $r-x$ $r-x$ $r-x$ $r-x$ $r-x$ $R/W-0$ $r-x$ $r-x$ $R/W-0$ $r-x$ $r-x$ $R/W-0$ bit W = Writable bit	r-x r-x r-x r-x r-x r-x r-x r-x r-x r-x R/W-0 R/W-0 F r-x r-x R/W-0 R/W-0 F bit W = Writable bit P = Programm	r-x r-x r-x r-x r-x r-x r-x r-x r-x r-x r-x r-x r-x r-x R/W-0 R/W-0 r-x r-x R/W-0 R/W-0 r-x r-x R/W-0 R/W-0 math display="block">r-x r-x R/W-0 r-x r-x R/W-0 R/W-0 r-x r-x R/W-0 R/W-0 math display="block">r-x r-x R/W-0 R/W-0 math display="block">r-x r-x P Programmable bit	r-x r-x r-x r-x r-x r-x - - - - - - - r-x r-x r-x r-x r-x r-x r-x - - - - - - - r-x r-x R/W-0 R/W-0 R/W-0 R/W-0 - - - PHYADDR<4:0> - r-x r-x R/W-0 R/W-0 R/W-0 r-x r-x R-x R/W-0 R/W-0 w = - - - P Programmable bit r = Reserved bit

Register 35-33: EMACxMADR: Ethernet Controller MAC MII Management Address Register^(1,2,3,4)

bit 31-13 **Reserved:** Maintain as '0'; ignore read

bit 12-8 **PHYADDR<4:0>:** MII Management PHY Address bits This field represents the 5-bit PHY Address field of Management cycles. Up to 31 PHYs can be addressed (0 is reserved).

bit 7-5 **Reserved:** Maintain as '0'; ignore read

bit 4-0 **REGADDR<4:0>:** MII Management Register Address bits This field represents the 5-bit Register Address field of Management cycles. Up to 32 registers can be accessed.

- **Note 1:** This register has an associated Clear register (EMACxMADRCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxMADRSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (EMACxMADRINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers).
 8-bit accesses are not allowed and are ignored by the hardware.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
_	_	—	_	—		—			
bit 31							bit 24		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
		—	—	—	—	—			
bit 23							bit 16		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			MWT	D<15:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			MWT	D<7:0>					
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable I	oit	P = Programn	nable bit	r = Reserved bit			
U = Unimpler	mented bit	-n = Bit Value	-n = Bit Value at POR: ('0', '1', x = Unknown)						

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 **MWTD<15:0>:** MII Management Write Data bits When written, a MII Management write cycle is performed using the 16-bit data and the pre-configured PHY and Register addresses from the EMACxMADR register.

- **Note 1:** This register has an associated Clear register (EMACxMWTDCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxMWTDSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (EMACxMWTDINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.

		BB: Ethernot		to Mill Mallage		ata regiotor	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—		—	—	—	
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		—	_		—	_	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MRDD	<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			MRDI)<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable I	oit	P = Programn	nable bit	r = Reserved bit	
U = Unimplem	nented bit	-n = Bit Value	at POR: ('0', '1	l', x = Unknowi	n)		
· · ·							

Register 35-35: EMACxMRDD: Ethernet Controller MAC MII Management Read Data Register^(1,2,3,4)

bit 31-16 **Reserved:** Maintain as '0'; ignore read

bit 15-0 **MRDD<15:0>:** MII Management Read Data bits Following a MII Management Read Cycle, the 16-bit data can be read from this location.

- **Note 1:** This register has an associated Clear register (EMACxMRDDCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxMRDDSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (EMACxMRDDINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—				_	—	—
t 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	<u> </u>	<u> </u>	—	_		T
t 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	-	—		_		_	-
t 15							bit 8
	rv	۳V	- v	R/W-0	R/W-0	R/W-0	R/W-0
r-x	r-x	r-x	r-x	R/W-0	R/W-0	R/W-0 SCAN	R/W-0 MIIMBUSY
 it 7	_	_	_			SUAN	bit (
lt <i>i</i>							
egend:							
= Reada	hle hit	W = Writable	hit	P = Programn	nahle hit	r = Reserved	hit
		VV •••••	Dit	1 10		1 - 1100-	Dit
t 31-4 t 3	LINKFAIL: Li When '1' is re status registe	/laintain as '0'; iç ink Fail bit eturned - indicat er.	gnore read tes link fail ha	'1', x = Unknow	<u>.</u>	/alue last read	ל from the PH
it 31-4 it 3 it 2	Reserved: M LINKFAIL: Li When '1' is re status registe NOTVALID: I When '1' is re is not yet vali SCAN: MII M When '1' is r progress.	laintain as 'o'; ig ink Fail bit eturned - indicat er. MII Managemer eturned - indicat id. lanagement Sca returned - indic	gnore read tes link fail has nt Read Data tes an MII ma anning bit cates a scan	s occurred. This	bit reflects the v	ompleted and	the Read Dat
it 31-4 it 3 it 2 it 1	Reserved: M LINKFAIL: Li When '1' is re status registe NOTVALID: I When '1' is re is not yet vali SCAN: MII M When '1' is r progress. MIIMBUSY: N	Maintain as '0'; ig ink Fail bit eturned - indicat er. MII Managemer eturned - indicat id. Management Sca returned - indic MII Managemer eturned - indica	gnore read tes link fail has nt Read Data tes an MII ma anning bit cates a scan o nt Busy bit	s occurred. This Not Valid bit inagement read	bit reflects the v cycle has not co nuous MII Mana	ompleted and agement Rea	the Read Dat ad cycles) is i
it 31-4 it 3 it 2 it 1 it 0 Note 1:	Reserved: M LINKFAIL: Li When '1' is re status registe NOTVALID: I When '1' is re is not yet vali SCAN: MII M When '1' is re progress. MIIMBUSY: N When '1' is re Read or Write This register has to any bit positio register should b	Maintain as '0'; ig ink Fail bit eturned - indicat er. MII Managemer eturned - indicat id. Management Sca returned - indica eturned - indica e cycle. s an associated on in the Clear re be ignored.	gnore read tes link fail has nt Read Data tes an MII ma anning bit cates a scan of Busy bit ates MII Mana d Clear registe egister will cle	s occurred. This Not Valid bit inagement read operation (contin igement module er (EMACxMIND ear valid bits in th	bit reflects the v cycle has not co nuous MII Mana is currently perf PCLR) at an offso ne associated ref	ompleted and agement Rea forming an Mi et of 0x4 byte gister. Reads	the Read Dat ad cycles) is i II Managemer es. Writing a '1 from the Clea
oit 31-4 oit 3 oit 2 oit 1 oit 0 Note 1: 2:	Reserved: M LINKFAIL: Li When '1' is re status registe NOTVALID: I When '1' is re is not yet vali SCAN: MII M When '1' is re progress. MIIMBUSY: M When '1' is re Read or Write This register has to any bit position register should b This register has any bit position i should be ignore	Aaintain as '0'; ig ink Fail bit eturned - indicat er. MII Managemer eturned - indicat id. Aanagement Sca returned - indica eturned - indica e cycle. s an associated on in the Clear re be ignored. s an associated in the Set regist ed.	gnore read tes link fail has nt Read Data tes an MII ma anning bit cates a scan the Busy bit ates MII Mana d Clear register egister will cle d Set register of ter will set vali	s occurred. This Not Valid bit inagement read operation (contin igement module er (EMACxMIND ear valid bits in the (EMACxMINDSE id bits in the asso	bit reflects the v cycle has not co nuous MII Mana is currently perf OCLR) at an offse ne associated ref ET) at an offset ociated register.	ompleted and agement Rea forming an Mi et of 0x4 byte gister. Reads of 0x8 bytes. Reads from t	the Read Dat ad cycles) is i II Managemer es. Writing a '1 from the Clea Writing a '1' t the Set registe
oit 31-4 oit 3 oit 2 oit 1 oit 0 Note 1: 2: 3:	Reserved: M LINKFAIL: Li When '1' is re status registe NOTVALID: I When '1' is re is not yet vali SCAN: MII M When '1' is re progress. MIIMBUSY: N When '1' is re Read or Write This register has to any bit positio register should b	Aaintain as '0'; ig ink Fail bit eturned - indicat er. MII Managemen eturned - indicat id. Aanagement Sca returned - indica eturned - indica e cycle. s an associated on in the Clear re be ignored. s an associated in the Set regist ed. s an associated in the Invert reg be ignored.	gnore read tes link fail has nt Read Data tes an MII ma anning bit cates a scan of t Busy bit ates MII Mana d Clear register egister will cle d Set register of ter will set vali Invert register gister will inve	s occurred. This Not Valid bit inagement read operation (contin gement module er (EMACxMIND ear valid bits in th (EMACxMINDSE id bits in the asso r (EMACxMINDI ort valid bits in th	bit reflects the v cycle has not co nuous MII Mana is currently perf oCLR) at an offset e associated reg ET) at an offset ociated register. NV) at an offset e associated reg	ompleted and agement Rea forming an Mi et of 0x4 byte gister. Reads of 0x8 bytes. Reads from t of 0xC bytes. gister. Reads	the Read Dat ad cycles) is i II Managemer es. Writing a '1' t from the Clea Writing a '1' t the Set registe Writing a '1' t from the Inve

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_		_			—
bit 31			•		•	•	bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	—			_
bit 23				1	•		bit 16
R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
			STNADI	DR6<7:0>			
bit 15							bit 8
R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
			STNADI	DR5<7:0>			
bit 7							bit (
Legend:							
R = Reada	ıble bit	W = Writable	bit	P = Programn	nable bit	r = Reserved	bit
U = Unimp	lemented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		
bit 31-16	Reserved: N	/laintain as 'o'; i	gnore read				
bit 15-8		<7:0>: Station A	-	6 bits			
	This field hol	ds the sixth trar	smitted octet	of the station ad	ldress.		
bit 7-0	STNADDR5	<7:0>: Station A	ddress Octet	5 bits			
	This field hol	ds the fifth trans	mitted octet o	f the station add	dress.		
Note 1:	This register ha any bit position register should	in the Clear reg					

- 2: This register has an associated Set register (EMACxSA0SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
- 3: This register has an associated Invert register (EMACxSA0INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
- **4:** Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.
- 5: This register is loaded at reset from the factory preprogrammed station address.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	—	—	—	_	—	_
bit 31	·						bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—	—	—	—	—	—
bit 23							bit 16
R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
			STNAD	DR4<7:0>			
bit 15							bit 8
R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
			STNAD	DR3<7:0>			
bit 7							bit (
Legend:							
R = Readable bit		W = Writable	bit	P = Programn	nable bit	r = Reserved bit	
U = Unimplemented bit		-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		

STNADDR4<7:0>: Station Address Octet 4 bits bit 15-8

This field holds the fourth transmitted octet of the station address.

bit 7-0 STNADDR3<7:0>: Station Address Octet 3 bits

This field holds the third transmitted octet of the station address.

- Note 1: This register has an associated Clear register (EMACxSA1CLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (EMACxSA1SET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (EMACxSA1INV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
 - 4: Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.
 - **5:** This register is loaded at reset from the factory preprogrammed station address.

Register 3	5-39: EMACxSA	2: Ethernet C	ontroller MAC	Station Addre	ess 2 Register	(1,2,3,4,5)	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—		—		—	—
bit 31							bit 2
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		_				_	_
bit 23							bit 1
R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
			STNADI	DR2<7:0>			
bit 15							bit
R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P	R/W-P
			STNADI	DR1<7:0>			
bit 7							bit
Legend:							
R = Reada	blo bit	W = Writable	bit	P = Programr	nabla bit	r = Reserved	hit
	lemented bit			1', x = Unknow		r – Reserved	DIL
0 – Oninp			, at i ort. (0,		11)		
bit 31-16	Reserved: M	aintain as '0'; i	gnore read				
bit 15-8	STNADDR2<	7:0>: Station	Address Octet 2	2 bits			
	This field hold	is the second	transmitted oct	et of the station	address.		
bit 7-0	STNADDR1<	7:0>: Station	Address Octet	1 bits			
	This field hold	the most sig	nificant (first tra	ansmitted) octe	t of the station	address.	
Note 1:	This register has any bit position i register should b	in the Clear re					
2:	This register has bit position in th should be ignore	e Set register					
3:	This register has	an associated	-		•		-

(1.2.3.4.5) . .

- any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.
- 4: Both 16- and 32-bit accesses are allowed to these registers (including the Set, Clear and Invert registers). 8-bit accesses are not allowed and are ignored by the hardware.
- 5: This register is loaded at reset from the factory preprogrammed station address.

35.4 OPERATION

The Ethernet Controller provides the system modules needed to implement a 10/100 Mbps Ethernet node using an external PHY chip. In order to offload the CPU from moving packet data to and from the module, two internal descriptor-based DMA engines are included in the controller.

The Ethernet Controller consists of the following sub-modules:

- 10/100 Megabit Media Access Controller (MAC): Implements the Media Access Control (MAC) sub-layer of the Data Link Layer and performs the CSMA/CD function contained in the ISO/IEC 8802-3 and the IEEE 802.3 specifications. It includes:
 - Media Independent Interface to connect to an external PHY
 - Reduced Media Independent Interface to connect to an external PHY
 - MII Management block that provides control/status connection to the external MII PHY
 - Performs the receive path flow control functions contained in IEEE 802.3 Annex 31B
 - Implements the MAC Transmit and MAC Receive interfaces that connect with the TX and RX DMA engines
- Flow Control (FC): Responsible for control of the transmission of PAUSE frames as defined in IEEE 802.3 Annex 31B.
- RX Filter (RXF): This block performs multiple filters on every receive packet to determine whether each packet should be accepted or rejected.
- TX DMA/TXBM Engine: The TX DMA engine and TX Buffer Management engine perform data transfers from the packet buffers to the MAC Transmit Interface and also transfers the Transmit Status Vector (TSV) from the MAC to the packet buffers once the transmission is done. It operates using the TX Descriptor tables.
- RX DMA/RXBM Engine: The RX DMA engine and RX Buffer Management engine transfer receive packets and the Receive Status Vector (RSV) from the MAC to the packet buffers using the RX Descriptor tables.

35.4.1 Ethernet Frame Overview

IEEE 802.3-compliant Ethernet frames (packets) are between 64 and 1518 bytes long (Preamble and Start -of-Frame Delimiter not included). Frames containing less than 64 bytes are known as "runt" frames, while frames containing more than 1518 bytes are known as "huge" frames.

An Ethernet frame is made up of the following fields:

- Start-of-Stream/Preamble
- Start-of-Frame Delimiter (SFD)
- Destination MAC address (DA)
- Source MAC address (SA)
- Type/Length field
- Data Payload
- Optional Padding field
- Frame Check Sequence (FCS)

Traffic on the actual physical cable is depicted in Figure 35-2. Please refer to the IEEE 802.3 specification for detailed information about the Ethernet protocol.

35.4.1.1 START-OF-STREAM/PREAMBLE AND START-OF-FRAME DELIMITER

When transmitted on the Ethernet medium, The Start-of-Stream/Preamble and the SFD fields are appended to the beginning of an Ethernet frame automatically by the MAC.

When receiving, these fields are automatically stripped from the received frames so that these fields are not written into the RX data buffers.

The software does not need to process/generate these fields.

35.4.1.2 DESTINATION MAC ADDRESS

A MAC address is a 6-octet number representing the physical address of the node(s) on an Ethernet network. The destination address contains the MAC address of the device for which the frame is intended. There are different types of addresses in the Ethernet space. For example:

ntrol

e

- Unicast Address: Designated for usage by the addressed node only. A Unicast address is an address where the Least Significant bit in the first byte of the address is zero (i.e., the first byte of the address is even). For example, "00 04 a3 00 00 01" is a Unicast address but "01 04 a3 00 00 01" is not.
- Multicast Address: Designated for use by a selected group of Ethernet nodes. A Multicast
 address is an address where the Least Significant bit in the first byte of this address is set
 (i.e., the byte is odd). For example, "01 04 a3 00 00 01" is a Multicast address. Note that
 the Multicast address, "FF-FF-FF-FF-FF-FF", is reserved (Broadcast address) and is
 directed to all nodes on the network.

The Ethernet Controller incorporates a Receive Filter module that can be configured to accept or discard Unicast, Multicast and/or Broadcast frames. For details about the receive filters, refer to **Section 35.4.8 "Receive Filtering Overview"**.

35.4.1.3 SOURCE MAC ADDRESS

The source address is the 6-byte field MAC address of the node that transmitted the Ethernet frame. Every Ethernet device must have a globally unique MAC address. Each PIC32MX including an Ethernet Controller has a unique address, which is loaded into the MAC registers on power-up. This value can be used as is, or the registers may be reconfigured with a different address at run time.

35.4.1.4 TYPE/LENGTH

This is a 2-byte field indicating the protocol to which the frame belongs. Applications using standards such as Internet Protocol (IP) or Address Resolution Protocol (ARP) should use the type code specified in the appropriate standards document. Alternately, this field can be used as a length field when implementing proprietary networks. Typically, any value of 1500 (0x05DC) or smaller is considered to be a length field and specifies the amount of non-padding data, which follows in the data field.

35.4.1.5 DATA

The data field typically consists of between 0 and 1500 bytes of payload data for each frame. PIC32MX devices are capable of transmitting and receiving frames larger than this when the HUGEFRM (EMACxCFG2<2>) bit is set. However, these larger frames that do not meet the IEEE 802.3 specifications will likely be dropped by most Ethernet nodes.

35.4.1.6 PADDING

The padding field is a variable length field appended to meet IEEE 802.3 specification requirements when transmitting small data payloads. The minimum payload for an Ethernet frame 46 bytes. Smaller frames must be padded to fill this space. For transmitted frames, the software can instruct the Ethernet Controller to automatically generate the needed padding by using the PADENABLE, VLANPAD and AUTOPAD bits (EMACxCFG2<5:7>). However, if the auto-padding is not enabled and the application does not provide appropriate padding, the PIC32MX devices will not prevent the transmission of these "runt" frames. When receiving frames, PIC32MX devices accept and write all padding to the receive buffer. Frames shorter than the required 64 bytes can optionally be filtered by the Runt Error Reject filter, described in **Section 35.4.8.4 "Runt Rejection Filter**".

35.4.1.7 FRAME CHECK SEQUENCE (FCS)


The FCS is a 4-byte field containing a standard 32-bit CRC calculated over the Destination, Source, Type/Length, Data and Padding fields. It allows for the detection of transmission errors.

For transmitted frames, PIC32MX devices can automatically generate and append a valid FCS by using the CRCENABLE (EMACxCFG2<4>) bit. Otherwise, the software must calculate the CRC for the frame to be transmitted and append it properly.

For received frames, the FCS field is stored to the receive buffer. Frames with invalid CRC values can either be discarded or accepted using the CRC Error and CRC Check Acceptance filters described in Section 35.4.8.1 "CRC Error Acceptance Filter" and Section 35.4.8.3 "CRC Check Acceptance Filter".

Note: The polynomial for generating the FCS is: G(x) = x32 + x26 + x23 + x22 + x16 + x12 + x11 + x10 + x8 + x7 + x5 + x4 + x2 + x + 1The FCS is transmitted starting with bit 31 and ending with bit 0.





35.4.2 Basic Ethernet Controller Operation

The Ethernet Controller is enabled by setting the ON (ETHCON1<15>) bit in the ETHCON1 register.

The Ethernet Controller is disabled by clearing the ON bit in the ETHCON1 register. This is the default state after any reset. If the Ethernet Controller is disabled, all of the I/O pins used for the MII/RMII and MIIM interfaces operate as port pins and are under the control of the respective PORT latch bit and TRIS bit.

Disabling the controller resets the internal DMA state machines and all transmit and receive operations are aborted. The SFRs are still accessible and their values preserved.

Clearing the ON bit while the Ethernet Controller is active will abort all pending operations and reset the peripheral as defined above.

Re-enabling the ON bit will restart the Ethernet Controller in its clean reset state while preserving the SFRs values.

- Note 1: If the 'ON' bit is cleared during an active internal bus transaction, the controller will complete the current bus transaction before entering the disabled state. Once the controller is disabled, the TXBUSY (ETHSTAT<6>) and RXBUSY (ETHSTAT<5>) bits will reflect an inactive status.
 - 2: Whenever the Ethernet Controller is reset via the ON bit, software should also reset the external PHY via the MIIM registers. This insures the PHY is in a known initialized state. In addition, the MAC should also be soft reset via the EMACxCFG1 register.

35.4.3 MAC Overview

The MAC sub-layer is part of the functionality described in the OSI model for the Data Link Layer. It defines a medium-independent facility, built on the medium-dependent physical facility provided by the Physical Layer, and under the access-layer-independent LLC sub-layer or other MAC client. It is applicable to a general class of local area broadcast media suitable for use with the Carrier Sense Multiple Access with Collision Detection (CSMA/CD).


The CSMA/CD MAC sub-layer provides services to the MAC client required for the transmission and reception of frames. The CSMA/CD MAC sub-layer makes a best effort to acquire the medium and transfer a serial stream of bits to the Physical Layer. Although certain errors are reported to the client, error recovery is not provided by the MAC.

The following is a summary of the functional capabilities of the CSMA/CD MAC sub-layer as shown in Figure 35-3:

- For Frame Transmission:
 - Accepts data from the MAC client and constructs a frame
 - Presents a bit-serial data stream to the Physical Layer for transmission on the medium
 - In half-duplex mode, defers transmission of a bit-serial stream whenever the physical medium is busy
 - It can append proper Frame Check Sequence (FCS) value to outgoing frames and verifies full octet boundary alignment
 - Delays transmission of frame bit stream for specified inter-frame gap period
 - In half-duplex mode, halts transmission when collision is detected
 - In half-duplex mode, schedules retransmission after a collision until a specified retry limit is reached
 - In half-duplex mode, enforces collision to ensure propagation throughout network by sending jam message
 - Prepends preamble and Start Frame Delimiter and appends FCS to all frame Appends PAD field for frames whose data length is less than a minimum value

- · For Frame Reception:
 - Receives a bit-serial data stream from the Physical Layer
 - Presents the received frames to the MAC client (broadcast, multicast, unicast frames, etc.)
 - Checks incoming frames for transmission errors by way of FCS and verifies octet boundary alignment
 - Removes preamble, Start Frame Delimiter and PAD field (if necessary) from received frames
 - Implements the MII Management block that provides control/status connection to the external MII PHY





The MAC is accessed using the following SFRs: EMACxCFG1, EMACxCFG2, EMACxIPGT, EMACxIPGR, EMACxCLRT, EMACxMAXF, EMACxSUPP, EMACxTEST and the EMACxSA0 to EMACxSA3 registers.

Note: For a detailed explanation of the MAC sub-layer functions and operation, please see Clause 2, 3 and 4 of the IEEE 802.3 specification.

35.4.4 Media Independent Interface (MII)

The Media Independent Interface (MII) is a standard interconnection between the MAC and the PHY for communicating TX and RX frame data.

This MII has the following important characteristics:

- It is capable of supporting 10 Mbps and 100 Mbps rates for data transfer, and offers support for management functions
- · It provides independent four bit wide transmit and receive data paths
- · It uses TTL signal levels, compatible with common digital CMOS processes
- · It provides full-duplex operation

In 10 Mbps mode, the MII runs at 2.5 MHz; in 100 Mbps mode it runs at 25 MHz. PHYs that provide MII are not required to support both data rates, and may support either one or both.

Table 35-4 provides a list of the 18 Media Independent Interface signals.

Table 55-4. Mill Signals						
Signal Name	Width	Туре	Description			
TX_CLK	1	Input	The transmit clock signal is a continuous clock that provides the timing reference for the transfer of the TX_EN, TXD and TX_ER signals from the MAC to the PHY. The TX_CLK frequency is a quarter of the nominal transmit data rate. A PHY operating at 100 Mbps must provide a TX_CLK frequency of 25 MHz, and a PHY operating at 10 Mbps must provide a TX_CLK frequency of 2.5 MHz.			
RX_CLK	1	Input	The receive clock signal is a continuous clock that provides the timing reference for the transfer of the RX_DV, RXD and RX_ER signals from the PHY to the MAC. RX_CLK has a frequency equal to a quarter of the data rate of the received signal.			
TX_EN	1	Output	The transmit enable signal indicates that the MAC is presenting nibbles on the MII for transmission. TX_EN transitions synchronously with respect to TX_CLK.			
TXD<3:0>	4	Output	The transmit data signals transition synchronously with respect to the TX_CLK.			
TX_ER	1	Output	The transmit coding error signal is synchronous with respect to the TX_CLK. When TX_ER is asserted for one or more TX_CLK periods while TX_EN is also asserted, the PHY will emit one or more symbols that are not part of the valid data or delimiter set somewhere in the frame being transmitted. This signal affects only 100 Mbps data transmission.			
RX_DV	1	Input	The receive data valid signal indicates that the PHY is presenting recovered and decoded nibbles on the RXD data lines. RX_DV is synchronous with RX_CLK. RX_DV remains asserted for the entire frame.			
RXD<3:0>	4	Input	The receive data signals represents the four data signals synchronous with respect to RX_CLK. For each RX_CLK period in which RX_DV is asserted, RXD<3:0> transfers four bits of recovered data from the PHY to the MAC.			
RX_ER	1	Input	The receive error signal is asserted to indicate to the MAC that a coding error (or any error that the PHY is capable of detecting) has occurred in the frame being transferred from the PHY to the MAC. RX_ER is synchronous with RX_CLK.			
CRS	1	Input	The carrier sense signal is asserted by the PHY when either the transmit or receive medium is non-idle. CRS will be de-asserted by the PHY when both the transmit and receive media are idle. The CRS remains asserted throughout the duration of a collision condition. It does not have to be synchronous with either the TX_CLK or the RX_CLK.			
COL	1	Input	The collision detected signal is asserted by the PHY upon detection of a collision on the medium, and remains asserted while the collision condition persists. It does not have to be synchronous with respect to either TX_CLK or RX_CLK.			
MDC	1	Output	The management data clock signal is part of the MII Management interface and is explained in Section 35.4.6 "Media Independent Interface Management (MIIM) ".			
MDIO	1	Input/ Output	The management data input/output signal is part of the MII Management interface and is explained in Section 35.4.6 "Media Independent Interface Management (MIIM)" .			

Table 35-4: Mll Signals

For detailed MII specifications, refer Clause 22 of the IEEE 802.3 specification.




Figure 35-4 shows a typical MII connection between the PIC32MX and the external PHY.

Figure 35-4: PIC32MX to External PHY Typical MII Connection

35.4.5 Reduced Media Independent Interface (RMII)

The Reduced Media Independent Interface (RMII) is intended as a low-cost, low pin count alternative to the MII as specified in Clause 22 of the IEEE 802.3 specification.

The management interface (MDIO/MDC) is assumed to be identical to that defined in MII.

The RMII has the following characteristics:

- Capable of supporting 10 Mbps and 100 Mbps data rates
- Single clock reference for both MAC and the PHY (can be sourced from the MAC or from an external source)
- Provides independent 2 bit wide transmit and receive data paths
- Uses TTL signal levels, compatible with common digital CMOS processes
- Provides full-duplex operation


The interface runs at 50 MHz.

Table 35-5: RMII Signals Signal With Turns										
Name	Width	Туре	Description							
REF_CLK	1	Input	The reference clock signal is a continuous clock that provides the timing reference for CRS_DV, RXD<1:0>, TX_EN, TXD<1:0> and RX_ER. REF_CLK is a 50 MHz clock signal sourced by the MAC or an external source. For PIC32MX devices, the REF_CLK is an external supplied clock signal.							
CRS_DV	1	Input	The carrier sense/receive data valid signal is asserted by the PHY when the receive medium is non-idle. CRS_DV is asserted asynchronously on detection of carrier. Loss carrier results in the de-assertion of CRS_DV synchronous to the REF_CLK (only on n ble boundaries). The data on RXD<1:0> is considered valid once CRS_DV is asserted using the CRS_DV the MAC can accurately recover RX_DV and CRS.							
RXD<1:0>	2	Input	The receive data signals transition synchronously to REF_CLK. For each clock period in which CRS_DV is asserted, RXD transfers two bits of recovered data from the PHY.							
			• RXD is '00' to indicate the idle condition when CRS_DV is de-asserted. Since the use of the PHY signal RX_ER is optional, in order to ensure the propagation of errors for the received signal, the RXD replaces the data in the decoded stream with '01' so that the MAC CRC mechanism will reject the frame.							
			 In 100 Mbps RXD is synchronous to the REF_CLK. 							
			In 10 Mbps the RXD is sampled every tenth cycle.							
TX_EN	1	Output	The transmit enable signal indicates that the MAC is presenting di-bits on TXD<1:0> for transmission. TX_EN is asserted with the first nibble of the preamble and remains asserted while all di-bits are transmitted. TX_EN is synchronous with respect to REF_CLK.							
TXD<1:0>	2	Output	The transmit data signal is transmits data to the PHY when TX_EN is asserted. The TXD data lines transition synchronously with respect to REF_CLK. TXD uses the value of '00' to signal idle when the TX_EN is de-asserted.							
			 In 100 Mbps mode, TXD provides valid data for each REF_CLK period while TX_EN is asserted. 							
			 In 10 Mbps mode since the REF_CLK frequency is 10 times the data rate the value on TXD is sampled every tenth cycle. 							
RX_ER	1	Input	The receive error signal is asserted for one or more REF_CLK periods to indicate that an error was detected somewhere in the frame presently being transferred from the PHY. RX_ER is synchronous with respect to REF_CLK.							
MDC	1	Output	The management data clock signal is part of the MII Management interface and is explained in Section 35.4.6 "Media Independent Interface Management (MIIM)" .							
MDIO	1	Input/ Output	The management data input/output signal is part of the MII Management interface and is explained in Section 35.4.6 "Media Independent Interface Management (MIIM) ".							

Table 35-5 provides a list of the 10 Reduced Media Independent Interface signals.

RMII.

Figure 35-5 shows a typical RMII connection between the PIC32MX and the external PHY.



PIC32MX to External PHY Typical RMII Connection Figure 35-5:

35.4.6 Media Independent Interface Management (MIIM)

The MII Management (MIIM) module provides a serial communication link between the PIC32MX host and an external MII PHY device. The external serial communications link operates in accordance with IEEE 802.3 Clause 22 Standards.

The MIIM input/output signals are:

- Management Data Clock (MDC) MDC is sourced by the MAC to the PHY as the timing reference for transfer of information on the MDIO signal.
- Management Data Input/Output (MDIO) MDIO is a bidirectional signal between the PHY and the MAC. It is used to transfer control information and status between the PHY and the MAC. Control information is driven by the MAC synchronously with respect to MDC and is sampled synchronously by the PHY. Status information is driven by the PHY synchronously with respect to MDC and is sampled synchronously by the MAC.

The communication over the MIIM link takes place in frames. Frames transmitted on the MII Management Interface have the following structure (see Table 35-6):

- Preamble: At the beginning of each transaction, the MAC sends a sequence of 32 logic one bits on MDIO to provide the PHY with a synchronization pattern.
- Start-of-frame: The start-of-frame is indicated by a <01> pattern.
- Operation code: <10> for a read transaction, <01> for a write transaction.
- PHY Address: Five bits, allowing 32 unique PHY addresses. A PHY will always respond to transactions with address zero.
- Register Address: Five bits, allowing 32 individual registers to be addressed within each PHY.
- Turnaround: A 2-bit-time spacing between the Register Address field and the Data field of a management frame to avoid contention during a read transaction.
- Data: This 16-bit field carries the data to/from the addressed PHY register.

Note: The IDLE condition on MDIO is a high-impedance state.

Operation	Management Frame Fields										
	PRE	ST	OPCODE	PHYAD	REGAD	TA	DATA	IDLE			
READ	11	01	10	a0a4	r0r4	Z0	d0d15	Z			
WRITE	11	01	01	a0a4	r0r4	10	d0d15	Z			

Table 35-6:MIIM Frame Format

As indicated above, the size of a MIIM frame is 64 bits. However, the MIIM module may be configured to suppress the preamble portion of the MII Management serial stream using the NOPRE (EMACxMCFG<1>) bit when the PHY supports a suppressed preamble operation.

Refer the Clause 22 Standard in the IEEE 802.3 specification for MIIM details.

35.4.6.1 EXTERNAL PHY REGISTER ACCESS

The PHY registers provide configuration and control of the PHY module, as well as status information about its operation. Unlike the on-chip SFRs, the PHY registers are not directly accessible through the SFR control interface. Instead, access is accomplished through a special set of MAC control registers that implement the Media Independent Interface Management. These control registers are referred to as the MIIM registers. The PHY registers are accessed through the MIIM interface of the MAC. To do this, the MII Management Command, Address and Data registers in the MAC must be used.

The registers that control access to the PHY registers are listed in the Ethernet Control Register Summary (Table 35-1) and include the following registers:

- · EMACxMCFG: Ethernet Controller MAC MII Management Configuration Register
- EMACxMCMD: Ethernet Controller MAC MII Management Command Register
- · EMACxMADR: Ethernet Controller MAC MII Management Address Register
- EMACxMWTD: Ethernet Controller MAC MII Management Write Data Register
- EMACxMRDD: Ethernet Controller MAC MII Management Read Data Register
- · EMACxMIND: Ethernet Controller MAC MII Management Indicators Register

Note: All PHY chip registers are treated as 16 bits in width. Writes to unimplemented locations are ignored and any attempts to read these locations will return '0'. All reserved locations should be written as '0'; their contents should be ignored when read. Refer the vendor-specific PHY data sheet for register access details.

35.4.6.2 INITIALIZING THE MII MANAGEMENT MODULE

In order for the MAC MIIM module to create the proper interface clock (MDC) frequency the clock speed needs to be configured. The MIIM module uses the SCLK as an input clock.

Use the CLKSEL (EMACxMCFG<2:5>) bits to select the divider for creating the MDC clock signal, which the IEEE 802.3 specification defines to be no faster than 2.5 MHz. However, some PHYs support clock rates up to 12.5 MHz.

35.4.6.3 READING A PHY REGISTER

When a PHY register is read via the MAC, the entire 16 bits are obtained.

To read from a PHY register, do the following:

- 1. Write the address of the PHY and of the PHY register to read from into the EMACxMADR register.
- Set the READ (EMACxMCMD<0>) bit. The read operation begins and the MIIMBUSY (EMACxMIND<0>) bit will be set after three SCLK periods (this is due to the internal pipeline of the MIIM interface).
- Poll the MIIMBUSY bit to be certain that the operation is complete (the operation time is the one needed to transfer a full MIIM frame). While busy, the software should not start any MII scan operations or write to the EMACxMWTD register. When the MAC has obtained the register contents, the MIIMBUSY bit will clear itself.
- 4. Clear the READ (EMACxMCMD<0>) bit.
- 5. Read the desired data from the EMACxMRDD register.

35.4.6.4 WRITING A PHY REGISTER

When a PHY register is written to, all 16 bits are written at once; selective bit writes are not implemented. If it is necessary to reprogram only select bits in the register, the software must first read the PHY register, modify the resulting data, and then write the data back to the PHY register.

To write to a PHY register, do the following:

- 1. Write the address of the PHY and of the PHY register to read from into the EMACxMADR register.
- Write the 16 bits of data to be written into the EMACxMWTD register. Writing to this register automatically begins the MIIM transaction, which causes the MIIMBUSY (EMACxMIND<0>) bit to be set after three SCLK periods (this is due to the internal pipeline of the MIIM interface).
- 3. Poll the MIIMBUSY bit until it is cleared, which indicates the write has completed.
- 4. The PHY register will be written after the MIIM operation completes, which takes a MIIM frame time. When the write operation has completed, the MIIMBUSY bit will clear itself. The software should not start any MII scan or read operations while busy.

35.4.6.5 SCANNING A PHY REGISTER

The MAC can be configured to perform automatic back-to-back read operations on a PHY register. This can significantly reduce the software complexity when periodic status information updates are desired.

To perform the scan operation, do the following:

- 1. Write the address of the PHY and the address of the PHY register to be read from into the EMACxMADR register.
- Set the SCAN (EMACxMCMD<1>) bit. The scan operation begins and the MIIMBUSY (EMACxMIND<0>) bit is set.
- 3. The first read operation will complete after the first MIIM frame is transferred. Subsequent reads will be done at the same interval until the operation is cancelled. The NOTVALID (EMACxMIND<2>) bit may be polled to determine when the first read operation is complete. Read the scanned register data from the EMACxMRDD register.
- 4. After setting the SCAN bit, the EMACxMRDD register will automatically be updated every MIIM frame interval. There is no status information which can be used to determine when the EMACxMRDD register is updated.
- 5. When the MIIM scan operation is in progress, the software must not attempt to write to EMACxMWTD or start a read operation.
- The MIIM scan operation can be cancelled by clearing the SCAN (EMACxMCMD<1>) bit and then polling the MIIMBUSY bit. New operations may be started after the MIIMBUSY bit is cleared.

Example 35-1 provides example code for a MIIM initialization and PHY register read, write and scan.

```
Example 35-1: MIIM Initialization and PHY Access
```

```
// Assume we're running at 80 MHz and we're working with a PHY that supports a maximum
// 2.5 MHz MIIM frequency
#include <p32xxxx.h>
#define PHY ADDRESS
                      0x1f
                                             // the address of the PHY
   EMACxMCFG=0x00008000;
                                             // issue reset
   EMACxMCFG=0;
                                             // clear reset
   EMACxMCFG=(0x8) <<2;
                                             // program the MIIM clock, divide by 40
   // read the basic status PHY register: 1
   unsigned int phyRegVal;
   while(EMACxMIND&0x1);
                                             // wait not busy
   EMACxMADR=0x1 | ((PHY_ADDRESS) << 8);</pre>
                                             // set the PHY and register address
   EMACxMCMD=1;
                                             // issue the read order
     _asm___volatile__ ("nop; nop; nop;"); // wait busy to be set
   while(EMACxMIND&0x1);
                                             // wait op complete
   EMACxMCMD=0;
                                             // clear command register
   phyRegVal=EMACxMRDD;
                                             // read the selected register
   // write the basic control PHY register: 0
   while(EMACxMIND&0x1);
                                             // wait in case of some previous operation
   EMACxMADR=0x0|((PHY_ADDRESS)<<8); // set the PHY and register address</pre>
   EMACxMWT=0x8000;
                                            // issue the write order (PHY reset)
     _asm___volatile__ ("nop; nop; nop;"); // wait busy to be set
   while(EMACxMIND&0x1);
                                            // wait write complete
   // Make sure data has been written
   // Perform a scan of the status PHY register: 1
   // Start the scan
   while(EMACxMIND&0x1);
                                             // wait in case of some previous operation
   EMACxMADR=0x1 | ((PHY_ADDRESS) << 8);</pre>
                                            // set the PHY and register address
   EMACxMCMD=0x2;
                                             // issue the scan order
   // Read the status register
   // Note that the read can occur now at any time
   \ensuremath{//} without previously selecting the read operation and the register
   while(EMACxMIND&0x4);
                                             // wait data valid
   phyRegVal=EMACxMRDD;
                                             // read the scanned register
```

35.4.7 Flow Control Overview

Ethernet flow control consists of the ability to send and receive PAUSE frames, which cause the receiving node to stop transmitting for a specific amount of time.

On the transmit side, the Flow Control (FC) block handles the hardware handshaking between the MAC and the CPU when the transmit flow control is enabled. Flow control for the received packets is part of the MAC functionality.

The PIC32MX MAC supports both Symmetric PAUSE and Asymmetric PAUSE as described in Clause 28, Table 28B-2 and Clause 31 and Annex 31B of the IEEE 802.3 Standard.

The FC block supports two modes of operation: manual and automatic. In addition, the mode of transmission (Full-Duplex or Half-Duplex) programmed into the MAC registers, is used by the FC block.

Note: The software should not change the Full-Duplex or Half-duplex mode of operation while the transmit logic is in the middle of transmitting a package.

Before software can throttle down incoming packets, it must enable flow control. The flow control mechanism operates differently between Full-Duplex and Half-Duplex modes.

35.4.7.1 FULL-DUPLEX

On the transmit side the MAC will send a PAUSE control frame with a PAUSE Timer value. The receiving MAC decodes the control frame, extracts the PAUSE Timer value and stalls transmission for the designated time. Note that this does not imply the transmitting device will pause immediately. There is latency in the activation of the pause mechanism. If flow control is to be deactivated before the PAUSE Timer value expires, another PAUSE frame can be sent that encodes a value of 0x0000 for the PAUSE Timer value.

Looking at the operation from the receiving end, if another device transmits a PAUSE frame and the MAC receives a PAUSE frame, then the transmit operation will be inhibited until the PAUSE Timer expires or the other device cancels the request for pause frames.

Note: A PAUSE frame includes the period of pause time being requested, in the range of 0 through 65535. The pause time is measured in units of pause "quanta", where each unit is equal to 512 bit times.

35.4.7.2 HALF-DUPLEX

Half-duplex flow control is similar in operation. When the software enables the flow control the FC block requests the MAC to apply backpressure. The MAC will continue sending a preamble pattern on the transmit line to prevent any other device from gaining control of the bus. This will continue until flow control is disabled.

35.4.7.3 MANUAL FLOW CONTROL

The manual flow control is enabled via the MANFC (ETHCON1<4>) control bit.

When manual flow control is enabled, the MAC sends PAUSE control frames using the PTV (ETHCON1<31:16>) value. When transmit flow control is disabled, the MAC will send another PAUSE frame that encodes a value of 0x0000 for the PAUSE Timer value in order to disable flow control.

35.4.7.4 AUTOMATIC FLOW CONTROL

The automatic flow control is enabled via the AUTOFC (ETHCON1<7>) control bit. When automatic flow control is enabled, PAUSE control frames are sent by hardware based on the current value of the BUFCNT (ETHSTAT<23:16>) bit as follows:

- When BUFCNT reaches the value specified by the RXFWM (ETHRXWM<23:16>) bit, a
 PAUSE frame is automatically sent every 512/2 * PTV (ETHCON1<31:16>) transmit clock
 cycles.
 - **Note 1:** The transmit clock cycle is 10 MHz or 100 MHz depending on the current MAC speed selection: 10 Mbps or 100 Mbps.
 - 2: Software must insure that the flow control watermark values allow PAUSE frames to be sent when the amount of free space allocated by the free RX descriptors drops below two times maximum Ethernet frame size (i.e., 1536 *2). This will insure there is no receive overflow conditions.
 - **3**: The PTV value may only be changed when the operation is not enabled ETHCON1<15> = 0.
- When BUFCNT reaches the value specified by the RXEWM (ETHRXWM<7:0>), a PAUSE frame with the PAUSE Timer Value set to 0x0000 is sent.

Note that the BUFCNT value is updated only on a packet boundary; therefore, all automatic flow control changes occur on packet boundaries.

When automatic flow control is enabled, it has the highest priority for setting and clearing flow control operations. Therefore, it is not recommended to mix automatic and manual flow control.

The sequence of steps needed to manually transmit a PAUSE frame are:

- In the initialization sequence software sets the PAUSE value by writing the PTV value (ETHCON1<31:16>).
- Software writes the MANFC bit (ETHCON1<4>) to manually start the transmission of a PAUSE frame.
- 3. The FC block will request the MAC to send a PAUSE frame.
- 4. The MAC will assemble the complete Flow Control frame, as follows:
 - a) Preamble
 - b) Start Frame Delimiter (SFD)
 - c) Destination Address = 01-80-c2-00-00-01 (Special PAUSE multi-cast address)
 - d) Source Address = Station Address from EMACxSA0-EMACxSA3 registers
 - e) Length = 0x8088 (Control Frame)
 - f) Payload:
 - Opcode (2 bytes) = 0x0001
 - PAUSE Value (2 bytes) = PTV
 - g) Pad
 - h) FCS

Example 35-2: Using Manual Flow Control Code

```
// Note: Setting the new PTV value should be done only when the
// peripheral is not enabled
#include <p32xxxx.h>
ETHCON1CLR=0xfff0000;
                          // clear PTV
ETHCON1SET=(ptvVal)<<16; // set the new PTV value
/*...*/
ETHCON1SET=0x10;
                          // turn on the Manual Flow Control
                          // at this moment PAUSE Frames are being sent
                          // or backpressure is applied
// do some other things
// manage/retrieve all the received packets so far
// ...
// ...
ETHCON1CLR=0x10;
                          // disable the Manual Flow Control
```

35.4.8 Receive Filtering Overview

The Receive Filter (RXF) block examines all incoming receive packets and accepts or rejects the packet, based on user-selectable filters. The following RX filters are supported:

- CRC Error Acceptance Filter controlled by CRCERREN (ETHRXFC<7>)
- Runt Error Acceptance Filter controlled by RUNTERREN (ETHRXFC<5>)
- CRC Check Rejection Filter controlled by CRCOKEN (ETHRXFC<6>)
- Runt Rejection Filter controlled by RUNTEN (ETHRXFC<4>)
- Unicast Acceptance Filter controlled by UCEN (ETHRXFC<3>)
- Not Me Unicast Acceptance Filter controlled by NOTMEEN (ETHRXFC<2>)
- Multicast Acceptance Filter controlled by MCEN (ETHRXFC<1>)
- Broadcast Acceptance Filter controlled by BCEN (ETHRXFC<0>)
- Hash Table Acceptance Filter controlled by HTEN (ETHRXFC<15>)
- Magic Packet Acceptance Filter controlled by MPEN (ETHRXFC<14>)
- Pattern Match Acceptance Filter with logical inversion controlled by PMMODE (ETHRXFC<8-11>) and NOTPM (ETHRXFC<12>)

Note: Each filter is either an Acceptance filter or a Rejection filter. Acceptance filters force the acceptance of a packet, while rejection filters force the rejection of a packet.

The order of the filters above specifies the priority of the filter from highest-to-lowest, such that if a filter is enabled and accepts or rejects a packet, all lower priority filters will have no effect.

For example, if the Runt Error Acceptance Filter is enabled and a packet of less than 64 bytes is received, it will always be accepted, even if the CRC check fails.

If a received packet is not explicitly accepted or discarded by an enabled filter, the packet will be discarded by default.

Due to the internal design of the RX Filter, the final accept versus abort decision for an Ethernet frame is made at the end of the frame.

When a packet is received, the Receive Status Vector (RSV) for each receive packet contains information about which filters matched the corresponding RX packet, regardless of whether these filters were active at the time. This provides extra "status" information about the packet that may be used to filter packets in software. For example, in Promiscuous mode, the Magic Packet filter RSV bit may be used to quickly identify a Magic Packet without the need to examine the frame contents. Please refer to the Ethernet Descriptor Table Format (Linked List, NPV = 1) (Table 35-9) for more information on the RSV.

All filter settings are done using the ETHRXFC register.

Due to synchronization in the RXF block, the following registers should not be changed while the ON bit (ETHCON1<15>) is set:

- · ETHRXFC: Ethernet Controller Receive Filter Configuration Register
- ETHHT0: Ethernet Controller Hash Table 0 Register
- ETHHT1: Ethernet Controller Hash Table 1 Register
- ETHPMO: Ethernet Controller Pattern Match Offset Register
- ETHPMCS: Ethernet Controller Pattern Match Checksum Register
- ETHPMM0: Ethernet Controller Pattern Match Mask 0 Register
- ETHPMM1: Ethernet Controller Pattern Match Mask 1 Register
- EMACxSA0: Ethernet Controller MAC Station Address 0 Register
- EMACxSA1: Ethernet Controller MAC Station Address 1 Register
- EMACxSA2: Ethernet Controller MAC Station Address 2 Register

To change one or more of these registers/register bits, you must first clear the ON (ETHCON1<15>) bit.

Following are short summaries of each receive filter.

35.4.8.1 CRC ERROR ACCEPTANCE FILTER

This filter is used to explicitly accept packets that fail the CRC check. If enabled, all packets that fail the CRC check are accepted, regardless of whether the CRC Check Filter is enabled or not.

35.4.8.2 RUNT ERROR ACCEPTANCE FILTER

This filter is used to explicitly accept packets that fail the Runt check. If enabled, all packets that fail the Runt check are accepted, regardless of whether the Runt Filter is enabled or not.

35.4.8.3 CRC CHECK ACCEPTANCE FILTER

If enabled, results of the MAC CRC check will be examined and used to filter the packet. If this filter is enabled and fails, the packet will be aborted. Conversely, if CRC checking is not enabled, the received packet's CRC is ignored and is not used as an acceptance requirement for the packet.

35.4.8.4 RUNT REJECTION FILTER

The Runt Filter allows filtering on the size of the received packet (Destination Address, Source Address, Length/Type, Payload and FCS). When the Runt Rejection Filter is enabled packets smaller than 64 bytes will be rejected.

35.4.8.5 CAST ACCEPTANCE FILTER

The packet is filtered by its cast, with support for the following:

- Unicast: Accepts any packet that is of type Unicast and whose Destination Address
 matches the Station Address
- Not Me Unicast: Accepts any packet that is of type Unicast and whose Destination Address does not match the Station Address
- Broadcast: Accepts any packet that is of type Broadcast
- Multicast: Accepts any packet that is of type Multicast

A receive packet may be accepted (depending on the other filters) if any of the active cast filters accept the packet. Enabling both the Unicast and Broadcast filters, for example, would allow either type of packet to be received.

To accept all incoming packets (Promiscuous mode), simply enable the UCEN, NOTMEEN, MCEN and BCEN filters, and disable all other filters.

35.4.8.6 HASH TABLE ACCEPTANCE FILTER

When enabled, the Hash Table filter accepts received packets based on their destination address, with up to 64 different addresses allowed. This is done by using the Destination Address CRC output from the MAC as a lookup key in a user-defined Hash Table.

First, the CRC value is calculated on the received packet Destination Address field. Bits <28:23> of this value are then used as an index into a 64-bit user-programmable table (ETHHT0, ETHHT1) containing single-bit accept ('1') or ignore ('0') values. For example, if the calculated CRC has a value of 05h, the value in bit 5 of the 64-bit HT register table is examined. If that entry is a logical '1', the packet is accepted; otherwise, the filter results are not taken into account when deciding whether to accept the packet or not.

Note that the Destination Address CRC output used by this filter corresponds to bits <28:23> of the uncomplemented 32-bit CRC over the Destination Address of the RX packet.

35.4.8.7 MAGIC PACKET ACCEPTANCE FILTER

The Magic Packet filter scans the received packet for a predetermined pattern to accept the packet.

A Magic Packet is defined by the following: the Data field contains a synchronization pattern of six 0xFFh bytes followed by the Destination Station Address repeated sixteen times.

The data packet may contain additional payload besides the Magic Packet pattern.




Figure 35-6: Sample Magic Packet™ Format

35.4.8.8 PATTERN MATCH ACCEPTANCE FILTER

When enabled, the Pattern Match Acceptance filter accepts packets that match a certain pattern. The match is accomplished by generating a Checksum of the selected bytes in a 64-byte window.

If the calculated checksum is equal or not equal to the ETHPMCS register, as specified by the NOTPM (ETXRXFC<12>) bit, and all conditions associated with PMMODE (ETHRXFC<8-11>) are met, the packet is accepted. Otherwise, the packet is aborted.

The 64-byte window is programmed using the PMO value (ETHPMO<15:0>) so that the start of the window can be anywhere from 0 to 65536 bytes. However, if the 64-byte window extends past the end of the packet, the pattern match filter aborts the packet.

The Pattern Match Mask bits PMM<63:0> (ETHPMM0<31:0>, ETHPMM1<31:0>) are used to select whether or not the given byte in the 64-byte window is used in the computation of the Checksum. If the Pattern Match Mask bit (PMM<n>) in the Ethernet Pattern Match Mask registers (ETHPMM0, ETHPMM1) is set, the respective byte is used in the Checksum computation (where n = 0, 1, 2,..., 62, 63 and n = 0 points to the first byte after the offset value).

The Checksum algorithm is the same as the TCP/IP checksum calculation. Note that the algorithm requires that the calculation uses a 16-bit word length. This means that the data series used for the calculation will have a zero byte of padding for the last byte if an odd number of bytes are to be matched. Also, the Checksum value is initialized to 0x0000000h before the calculation is started. Figure 35-7 shows an example of Checksum calculation.



12 00 AC 23 92 55 00 00 FE AA FF FF 34 12 CD AB <-- Data Packet (hex) 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 <-- Byte Number

Step 1: Add words of data packet:

1200h + AC23h + 9255h + 0000h + FEAAh + FFFFh + 3412h + CDABh = 450DEh checksum_reg[31:0] = 0x0004_50DE

Step 2a: Add high word with low word of checksum_reg: 50DEh + 0004h = 50E2h checksum reg[31:0] = 0000 50E2h


Step 2b: If the high order word from Step 2a > 0000h, add high word with low word of checksum_reg (i.e., repeat step 2a).

Step 3: NOT(000050E2h) = FFFFAF1Dh checksum_reg[31:0] = 0000_50E2h output dma_checksum_val[15:0] = AF1Dh

Note 1: The calculation shown above assumes an initial seed of 0000h.
 2: If dma_length[DMA_ADDR_MSB:0] = 0, then the final checksum value must be the 1's complement of the checksum seed. For an initial checksum seed of 0000h, this will result in FFFFh. For a user-specified seed, this will result in the same seed value, as user-specified seed values are already 1's complemented before being brought into the DMA.

Figure 35-8 shows a sample Pattern Match format.





Example 35-3: Setting the Pattern Match RX Filter

```
// Note: Setting the Pattern Match filter should be done only when receive
// is not enabled
/* Input parameters:
- int matchMode: a value between 0 and 9 describing the Pattern Match Mode
  (see PMMODE (ETHRXFC<8:11>) in Register 35-4 ETHRXFC: Ethernet Controller
  Receive Filter Configuration Register
- long long matchMask: the match mask in the 64 Byte packet window
- int matchOffs: the offset applied to the incoming packet data to obtain
  the window
- int matchChecksum: the 16 bit checksum to be used for comparison
- int matchInvert: Boolean to for the Pattern Match Inversion bit NOTPM
(ETHRXFC<12>)
*/
#include <p32xxxx.h>
                                          // disable pattern match mode
ETHRXFCCLR = 0x00000F00;
ETHPMM0 = (unsigned int)matchMask;
ETHPMM1 = (unsigned int) (matchMask>>32);
ETHPMO = matchOffs;
ETHPMCS = matchChecksum;
if(matchInvert)
{
                                        // set NOTPM
   ETHRXFCSET = 0x00001000;
}
else
{
   ETHRXFCCLR = 0x00001000;
                                        // clear NOTPM
ETHRXFCSET=(matchMode)<<0x0000008:
                                         // enable the Pattern Match mode
```

35.4.9 Ethernet DMA and Buffer Management Engines

In order to reduce the overhead on the CPU to move the packet data between data memory and the Ethernet controller, internal RX and TX DMA engines are integrated into the module. The DMA engines are responsible for transferring data from system memory to the MAC for transmit packets and for transferring data from the MAC to system memory for receive packets. The DMA engines each have access to the system memory by acting as two different bus masters, one bus master for transmit and one for receive.

The DMA engines use separate Ethernet Descriptor Tables (EDTs) for TX and RX operations to determine where the TX/RX packet buffer resides in the system memory.

Both transmit and receive descriptors, called Ethernet Descriptors (EDs), used by the DMA engines have a similar format, with only the status word formats being different. The format of the descriptors is shown in Table 35-7 and Table 35-8. The descriptor tables can contain a linked list or linear list of descriptors that point to packet buffers as shown in Figure 35-9 and Figure 35-10.

It is the software's responsibility to set up the RX and TX descriptor tables before enabling an Ethernet transfer.

Offset	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Addr+0	S O P	E O P	U	U	U			BY	TE <u>.</u>	_C(JUC	NT<	:10:	0>			U	U	U	U	U	U	U	N P V	EO¥Z			_				
Addr+4		DATA_BUFFER_ADDRESS<31:0>																														
Addr+8	U	U	U	U	U	U	J U U — — — — —							TSV<51:32>																		
Addr+12		TSV<31:0>																														
Addr+16														NE	XT	_EC)<3	1:0:	>													

 Table 35-7:
 Ethernet Controller TX Buffer Descriptor Format

Note: The address of the Ethernet Descriptor must be 4-byte aligned.

Offset 0

011000			
	bit 31	SOP: Start	of Packet Enable bit
			nit a start of Packet delimiter with this data buffer Irt of Packet delimiter present
	bit 30	EOP: End	of Packet Enable bit
			nit an End of Packet delimiter with this data buffer d of Packet delimiter present
	bit 29-27	User-defin	ed bits; not used by the Ethernet Controller
	bit 26-16	BYTE_CO	UNT<10:0>: Byte Count bits ⁽¹⁾
		•	Count represents the number of bytes to be transmitted for this descriptor. Valid s are 1-2047 per descriptor entry.
	bit 15-9	User-defin	ed bits; not used by the Ethernet Controller
	bit 8	NPV: NEX	T ED Pointer Valid Enable bit
			escriptor is pointed to by the Next_ED field in this descriptor escriptor follows this descriptor in memory
	bit 7	EOWN: Et	hernet Controller Own bit ⁽²⁾
			hernet Controller owns the ED and its corresponding data buffer. The software ot modify the ED or the data buffer
			ftware owns the ED and its corresponding data buffer. The Ethernet Controller all other fields in the ED
	bit 6-0	Reserved:	Maintain as '0'; ignore Read
		Note 1:	Programming a BYTE_COUNT = 0 can result in undefined behavior.
		2:	This bit can be written by either the software or the Ethernet Controller and it must be initialized by the user application to the desired value prior to enabling

Offset 4

bit 31-0 **DATA_BUFFER_ADDRESS<31:0>:** Data Buffer Address bits The starting point address of the Descriptor data buffer.

the Ethernet Controller.

Table 35-7: Ethernet Controller TX Buffer Descriptor Format (Continued)

Offset 8

- bit 31-24 User-defined bits; not used by the Ethernet Controller
- bit 23-20 **Reserved:** Maintain as '0'; ignore Read
- bit 19-0 TSV<51:32>: Transmit Status Vector bits Status for the transmitted packet:
 TSV<51> = Transmit VLAN Tagged Frame Frame's length/type field contained 0x8100 which is the VLAN Protocol Identifier.
 TSV<50> = Transmit Backpressure Applied Carrier-sense method backpressure was previously applied.
 TSV<49> = Transmit PAUSE Control Frame The frame transmitted was a Control frame with a valid PAUSE Op code.
 TSV<48> = Transmit Control Frame The frame transmitted was a Control frame.
 TSV<47-32> = Total Bytes Transmitted on Wire Total bytes transmitted on the wire for the current packet, including all bytes from collided attempts.

Offset 12

bit 31-0 TSV<31:0>: Transmit Status vector Status for the transmitted packet: TSV<31> = Transmit Under-run The system failed to transfer complete packet to the transmit MAC module. TSV<30> = Transmit Giant Byte count for frame was greater than MACMAXF (EMACxMAXF<0:15>). TSV<29> = Transmit Late Collision Collision occurred beyond the collision window (512 bit times). TSV<28> = Transmit Maximum Collision Packet was aborted due after number of collision exceeded RETX (EMACxCLRT<0:3>). TSV<27> = Transmit Excessive Defer Packet was deferred in excess of 6071 nibble times in 100 Mbps mode or 24,287 bit times in 10 Mbps mode. TSV<26> = Transmit Packet Defer Packet was deferred for at least one attempt, but less than an excessive defer. TSV<25> = Transmit Broadcast Packet's destination address was a broadcast address. TSV<24> = Transmit Multicast Packet's destination address was a multicast address. TSV<23> = Transmit Done Transmission of the packet was completed. TSV<22> = Transmit Length Out Of Range Indicates that frame Type/Length field was larger than 1500 bytes (Type Field). TSV<21> = Transmit Length Check Error Indicates that frame length field value in the packet does not match the actual data byte length and is not a Type field. TSV<20> = Transmit CRC Error The attached CRC in the packet did not match the internal generated CRC. TSV<19:16> = Transmit Collision Count Number of collisions current packet incurred during transmission attempts. TSV<15:0> = Transmit Byte Count Total bytes in frame not counting collided bytes.

Offset 16

- bit 31-0 **NEXT_ED<31:0>:** Next Ethernet Descriptor Address bits
 - <u>When NPV = 1</u>: This field contains the starting point address of the next Ethernet Descriptor. When NPV = 0: This field is not present in the descriptor.

Offset	3: 21			rne 28		1	1		22	1	-			-		-	-	5 14	12		12 1	1 4	0	٩	8	7	6	F	4	3	2	1	0
Uliset	31	30	29	20	21	20	25	24	23) 24	2 2	1 2			0			5 14	13	ł			U	9	0		0	9	4	3	2	1	-
Addr+0		E O P	_	_	_		BYTE_COUNT<10:0> $U U U U U U U U V V V = 0$							_	_	_																	
Addr+4						1						DA	A	ЗL	IFFE	R	٩C	DRE	SS	</td <td>31:0></td> <td>></td> <td></td>	31:0>	>											
Addr+8		DATA_BUFFER_ADDRESS<31:0> RXF_RSV<7:0> U U U U U U U U PKT_CHECKSUM<15:0>																															
Addr+12			· · · -										1.			SV<		:0>				··-	_ • ·						-				
Addr+16		NEXT_ED<31:0>																															
Note:	Th	The address of the Ethernet Descriptor must be 4-byte aligned.																															
	Offs	ffset 0																															
			bit	31		sc	P:	Sta	irt c	of P	acl	ket E	Enat	ole	bit																		
						1 =	= Re	ece	ive	d a	sta	art o	f Pa	ck				er wit	n thi	s	data	bu	iffe	er									
			hit	30												pree		ii.															
		bit 30 EOP: End of Packet Enable bit 1 = Transmit an End of Packet delimiter with this data buffer 0 = No End of Packet delimiter present																															
		bit 29-27 Reserved: Maintain as '0'; ignore Read																															
		bit 26-16 BYTE_COUNT<10:0>: Byte Count bits																															
		The Byte Count represents the number of bytes to be transmitted for this descriptor. Valid byte counts are 1-2047 per descriptor entry.																															
			hit	15-9		-							-			-		-		n	trolle	۲											
			bit 15-9 User-defined bits; not used by the Ethernet Controller bit 8 NPV: NEXT ED Pointer Valid Enable bit																														
				0		1 =	 I = Next Descriptor is pointed to by the Next_ED field in this descriptor I = Next Descriptor follows this descriptor in memory 																										
			bit	7			OWN: Ethernet Controller Own bit ⁽¹⁾																										
							 a = The Ethernet Controller owns the ED and its corresponding data buffer. The software must not modify the ED or the data buffer b = The software owns the ED and its corresponding data buffer. The Ethernet Controller ignores all other fields in the ED 																										
			bit	6-0		Re	•								gnor		ea	d															
						I	Not	e 1	r	mus	st b	e in	tiali	ze		the		eithe ser a															
	Offs	set 4	4																														
			bit	31-	0	DA	TA	_B!	UFI	FEF	R_/	٩DD	RE	SS	6<31	:0>:	D)ata I	Buffe	er	Add	res	s l	oits									
						Th	e st	tarti	ng	poi	int	addı	ess	0	f the	Des	SCI	riptor	dat	а	buffe	er.											
	Offs	set	8																														
	Offset 8										>:	Rece	eive	Fi	lter	Stat	JS	Vec	or b	oits	s												
			bit 31-24 RXF_RSV<7:0>: Receive Filter Status Vector bits																	e re	ece	eive	d r	bac	ket								
						Th	_	eld	cai	rrie	This field carries extra information about filtering of the received packet: RXF_RSV<7> = Multicast match																						
						RX	is fi (F_I	RS	V<7	7> =	= N	lultio	cast	m	atch																		
						RX RX	is fi (F_ (F_	RS' RS'	V<7 V<6	7> = 6> =	= № = B	lultio road	cast Icas	m st r	atch natc																		
						RX RX RX	is fi (F_ (F_ (F_	RS' RS' RS'	V<7 V<6 V<१	7> = 6> = 5> =	= N = B = U	lultio road Inica	cast lcas ist n	m str na	atch natc tch	h	h																
						RX RX RX RX	is fi (F_ (F_ (F_ (F_	RS' RS' RS' RS'	V<7 V<6 V<5 V<2	7> = 6> = 5> = 4> =	= N = B = U = P	lultio road Inica atte	cast lcas ist n rn N	m str na /lat	atch natc tch tch r	h nato																	
						RX RX RX RX RX RX		RS' RS' RS' RS' RS' RS'	V<7 V<6 V<5 V<2 V<2 V<2	7> : 6> : 5> : 4> : 3> : 2> :	= N = U = P = N = H	lultio roac Inica atte lagio lash	cast lcas lst n rn M c Pa Tab	m str na lat ick	atch natc tch tch r tch r tet m	h natc natcl ch	٦								-								
						RX RX RX RX RX RX RX RX		RS' RS' RS' RS' RS' RS'	V<7 V<6 V<5 V<2 V<2 V<2 V<1	7> : 6> : 5> : 4> : 3> : 2> : 1> :	= N = U = P = N = H	lultio roac Inica atte lagio lash	cast lcas lst n rn M c Pa Tab Unio	m str na lat lat ole ca	atch matc tch tch r tch r tch r mat st m	h natc natcl ch	٦	AND	NO	T(Mult	ica	st	Ma	-								
				23-		RX RX RX RX RX RX RX RX RX RX	- is fi (F_ (F_ (F_ (F_ (F_ (F_	RS' RS' RS' RS' RS' RS' RS'	V<7 V<8 V<8 V<2 V<2 V<2 V<1 V<1	7> : 6> : 5> : 4> : 3> : 2> : 1> : 0> :	= N = U = P = H = H = R	Iultio road Inica atte Iagio Iash IOT(Cunt	cast lcas ist n rn M c Pa Tab Unio pac	m str na lai lai lai lai lai lai lai lai lai la	atch natc tch tch r tch r xet m st m t	h natcl natcl ch atch	ר ו) /	AND			-		st	Ma	-								

35

Ethernet Controller

Table 35-8: Ethernet Controller RX Buffer Descriptor Format (Continued)

Offset 12

bit 31-0 **RSV<31:0>:** Receive Status Vector bits

Status for the received packet:

RSV<31> = Reserved

RSV<30> = Receive VLAN Type Detected

Current frame was recognized as a VLAN tagged frame.

RSV<29> = Receive Unknown Op code

Current Frame was recognized as a Control Frame but it contained an Unknown Op-code. Packet does not have a CRC error and has a valid length (64-1518).

RSV<28> = Receive Pause Control Frame

Current Frame was recognized as a Control Frame containing a valid Pause Frame Op-code and a valid address. Packet does not have a CRC error and has a valid length (64-1518).

RSV<27> = Receive Control Frame

Current Frame was recognized as a Control Frame for having a valid Type-Length designating it as a Control Frame. Packet does not have a CRC error and has a valid length (64-1518).

RSV<26> = Dribble Nibble

Indicates that after the end of this packet an additional 1 to 7 bits were received. A single nibble, called the dribble nibble, is formed but not sent out.

RSV<25> = Receive Broadcast Packet

Indicates packet received had a valid broadcast address.

RSV<24> = Receive Multicast Packet

Indicates packet received had a valid multicast address.

RSV<23> = Received Ok

Indicates that at the packet had a valid CRC and no symbol errors.

RSV<22> = Length Out of Range

Indicates that frame type/length field was larger than 1500 bytes (Type field).

RSV<21> = Length Check Error

Indicates that frame length field value in the packet does not match the actual data byte-length and specifies a valid length.

RSV<20> = CRC Error

Indicates that frame CRC field value does not match the CRC calculated by the receiver MAC.

RSV<19> = Receive Code Violation

Indicates that the MII data does not represent a valid receive code when MRXER asserts during the data phase of a frame.

RSV<18> = Carrier Event Previously Seen

Indicates that at some time since the last receive statistics, a carrier event was detected, noted and reported with the next receive statistics. The carrier event is not associated with this packet. A carrier event is activity on the receive channel that does not result in a packet receive attempt being made.

RSV<17> = RXDV Event Previously Seen

Indicates that the last receive event seen was not long enough to be a valid packet. **RSV<16>** = Long Event/Drop Event

Indicates a packet over 50,000 bit times occurred, or that a packet since the last RSV was dropped.

RSV<15:0> = Received Byte Count

Indicates length of received frame.

Offset 16

bit 31-0 NEXT_ED<31:0>: Next Ethernet Descriptor Address bits

<u>When NPV = 1</u>: This field contains the starting point address of the next Ethernet Descriptor.

<u>When NPV = 0</u>: This field is not present in the descriptor.




Figure 35-9: Ethernet Descriptor Table Format (Linked List, NPV = 1)




Figure 35-10: Ethernet Descriptor Table Format (Linear List, NPV = 0)

35.4.9.1 ETHERNET DESCRIPTOR BUFFER MANAGEMENT

The descriptor tables and packet data buffers used by the receive and transmit paths reside in the system data memory. The descriptor tables are a linked list of descriptors that reference blocks of packet data buffers in memory. They are physically and logically partitioned into separate Transmit and a Receive Descriptors and Buffers. Note that the start address of both the RX and TX Descriptor tables must be 4-byte-aligned (i.e., bit 1 and bit 0 = 0.0).

35.4.9.2 ETHERNET DESCRIPTOR OWNERSHIP

Because the descriptors and buffers are shared between the software and the Ethernet Controller, a simple semaphore mechanism is used to distinguish which part is allowed to update the descriptor and associated buffers in memory. This semaphore mechanism is implemented by the EOWN bit in each Buffer Descriptor. When the EOWN bit is clear, the descriptor is owned by the software. The software may modify the descriptor at its discretion. When the EOWN bit is set, the descriptor (and the buffer memory pointed to by the descriptor) is owned by the Ethernet Controller hardware. The software may not modify the descriptor or its corresponding data buffer. The Ethernet Controller will write the Buffer Descriptor and corresponding data buffer at its discretion.

35.4.9.3 ETHERNET DESCRIPTOR TABLE CONFIGURATION

Before enabling the transfers for the Ethernet Controller, the software must set up both the TX and RX descriptor tables as well as allocate the packet data buffer areas pointed to by the descriptors. The number of descriptor entries in each table is determined by the software and the amount of memory available in the system.

There are two different types of Ethernet Descriptor Tables (EDTs) that can be set up by software. One configuration is a descriptor ring; the other is a descriptor list. The only difference is whether the last descriptor in the list is an "empty" descriptor with the EOWN bit = 0, or the last descriptor has a reference back to the top of the ring. Either of these can be handled by the Ethernet DMA engines. An example of these two types is shown in Figure 35-11.

Note: It is the responsibility of software to initialize all the fields for each descriptor in the EDT, which includes initializing the status field to 0's. Refer to Table 35-7 and Table 35-8 for a detailed descriptions of the Ethernet Descriptor format.

35.4.9.4 ETHERNET TRANSMIT BUFFER MANAGEMENT

The Transmit Buffer Management (TXBM) block along with the TX DMA manages the flow of transmit packets from the system memory to the MAC using the Transmit Buffer Descriptors.

Transmit operation is enabled by setting the TXRTS bit (ETHCON1<9>). In response to the TXRTS bit being set, the TX DMA will fetch an Ethernet Descriptor from the EDT pointed to by ETHTXST. After it has read the location of the data buffer and the control word for the data buffer, the DMA will begin reading the data buffer data and writing it to the transmit port of the MAC. If more than one descriptor is needed, the DMA will move to the next descriptor and will continue sending data.

Note: Software must insure that the TX descriptor list and ETHTXST register are initialized prior to setting the TXRTS bit.

When a packet has to be transmitted from the system memory to the MAC, the packet data is read from the memory pointed by the descriptor DATA_BUFFER_ADDRESS (see Figure 35-9).

The format of the transmitted packets is the same as the one for the received packets. Each transmit packet buffer contains the standard Ethernet frame fields to be transmitted (DA, SA, Type/Length and Payload).

An example of a TX packet using 3 descriptors is shown in Figure 35-12.

Once the descriptor table entries and packet data buffers are programmed by the software, the transmit operation is initiated by setting the TXRTS (ETHCON1<9>) bit.

Note: The EOWN bits in the transmitted descriptors should be set by software starting with the last descriptor of the packet to be transmitted and ending with the first. This prevents any race condition between software and the Ethernet controller hardware.

Once a complete packet has been transmitted, the Ethernet Controller will update the transmit status vector (TSV) in the first descriptor entry used for that packet. The EOWN field is updated for all descriptors used by the transmitted packet. Also the hardware will update the ETHTXST register to reflect the next TX descriptor to be used for the next transmitted packet.

As long as there are valid transmit descriptors for packets (the next descriptor is valid, EOWN = 1), the TX DMA will continue to traverse the descriptor table and send packet data to the MAC for transmission. When all the transmit operations are complete, the transmit logic will clear the TXRTS bit and set the TXDONE (ETHIRQ<3>) bit. The TXDONE bit will generate an interrupt if the TXDONEIE (ETHIEN<3>) bit is set. Thus the completion of the transmit operation can be monitored by either polling the TXRTS bit or by using the TXDONE (ETHIRQ<3>) interrupt.

The transmit operation can be stopped by clearing the TXRTS bit at any time during the transmission of the packet. When the TXRTS bit is cleared during a packet transmission, the current packet will complete its transmission after which the TXBUSY (ETHSTAT<6>) status bit will be cleared, indicating the transmit engine has stopped.

Software should not write any of the TX related SFR registers while the TXRTS bit is set. To change these registers, the TXRTS must be cleared, then the software must wait for TXBUSY to de-assert, after which the registers can be written, and the TXRTS bit set again.

Note: The ETHTXST transmit configuration register (starting address of TX Descriptor Table) is used by the TX DMA, and should only be changed when the TX DMA is not operating (i.e., TXRTS (ETHCON1<9>) = 0 and TXBUSY (ETHSTAT<6>) = 0), since continual synchronization to the DMA clock domain is not provided. Ensuring the ETHTXST configuration register does not change when the TX DMA is active is the responsibility of software.

35.4.9.5 ETHERNET TRANSMIT OPERATION DETAILS

The packet transmit process is as follows:

- Software writes the packet data to a packet buffer in data memory and programs a descriptor entry to point to the packet data buffer. It also programs the SOP, EOP, BYTE_COUNT and EOWN bits to show a valid packet is available and also if there are other descriptors needed to send the complete packet. See Figure 35-12 for an example of a TX packet using multiple descriptor entries. The descriptor is used to define the Transmission Packet data buffer location and length.
- 2. Software then sets the TXRTS (ETHCON1<9>) bit to start the transmission, which starts the TX DMA and TXBM logic.
- 3. The TX DMA engine will read the next available descriptor entry from the descriptor table which is pointed to by the ETHTXST register.
- 4. After the TX DMA engine reads the DATA_BUFFER_ADDRESS value, the engine will begin reading the packet data from the location read from the descriptor.
- 5. The TXBM indicates the start-of-frame to the MAC and transmits the entire frame data from the transmit buffer, until the end address is reached. The TXBM simply transmits from the start address until the specified number of bytes has been transmitted to the MAC transmit interface.
- 6. The MAC can retry a transmission due to an early collision.
- 7. The MAC can abort a transmission due to a late collision, excessive collisions or excessive defers. This condition is signaled by TXABORT (ETHIRQ<2>).
- 8. Once transmission has completed, the TX DMA engine stores the relevant bits of the TSV into the first descriptor entry of the packet.
- 9. After the packet has been transmitted, all the descriptors used for the transmission are released to the software via the EOWN bits being cleared.
- 10. If more valid TX descriptors are available (EOWN = 1), the DMA engine will go back to step 3 to begin the next packet's transmission. Otherwise, if the next descriptor is still owned by hardware (EOWN = 0), transmission will halt and wait for the software to set the TXRTS bit again.

Note that any collision that occurs within the CWINDOW (EMACxCLRT<8:14>) boundary is an early collision and results in a Retry operation. A collision that happens beyond the CWINDOW boundary will be treated as a late collision and will cause an abort. The CWINDOW bit in the EMACxCLRT register is typically set to 64 bytes. An abort condition can also result from reaching the maximum collision count RETX (EMACxCLRT<0:3>) for a packet trying to be sent.

The TXBM engine has little information about the content of data it sends to the MAC. However, it should be noted that two kinds of transmit packets can be sent:

- 1. A complete packet, which includes the following:
 - Addresses (DA, SA), Type/Length and Payload
 - Pad (if required)
 - Frame Check Sequence

In this case, PADENABLE (EMACxCFG2<5>) bit is 0. The MAC will not pad the frame, but will perform a CRC check on the frame, and set TSV<20> in the TX status vector if the CRC check match fails.

- 2. An incomplete packet that includes:
 - · Addresses (DA, SA), Type/Length and Payload

In this case, PADENABLE = 1. The MAC will pad the frame (in accordance with the settings of AUTOPAD, VLANPAD (EMACxCFG2<7:6>)), and will insert the calculated CRC (FCS) for the frame.

See Table 35-2 for a description of the pad and CRC options based on the settings of the EMACxCFG2 register.

```
Example 35-4: Ethernet Transmit Packet Code
```

```
The following assumptions were made for this example:
- the packet that has to be sent consists of multiple buffers in memory.
- the number of available TX descriptors greater than the number of buffers composing the
packet (there's at least an extra descriptor ending the chain of descriptors)
- this is the first transmission of a packet, the example enables the transmission process. */
/*
Input parameters:
- sEthTxDcpt* pArrDcpt: pointer to an array that holds free descriptors that we can use for the
TX operation (see below the definition for sEthTxDcpt).
- char* pArrBuff: pointer to an array that holds buffers to be transmitted
- int* pArrSize: pointer to an array that holds the sizes of buffers to be transmitted
- int nArrayItems: how many buffers to be transmitted are stored in the array.
*/
#include <p32xxxx.h>
// definition used for this example (see Table 35-7: Ethernet Controller TX Buffer Descriptor
Format)
typedef struct
   volatile union
    {
       struct
       {
           unsigned: 7;
           unsigned EOWN: 1;
           unsigned NPV: 1;
           unsigned: 7;
           unsigned bCount: 11;
           unsigned: 3;
           unsigned EOP: 1;
           unsigned SOP: 1;
       };
       unsigned intw;
    }hdr;
                                             // descriptor header
   unsigned char*pEDBuff;
                                             // data buffer address
   volatile unsigned long longstat;
                                             // tx packet status
   unsigned intnext ed;
                                             // next descriptor (hdr.NPV==1);
                                             // hardware Tx descriptor (linked).
  attribute (( packed )) sEthTxDcpt;
extern void* VA TO PA(char* pBuff); // extern function that returns the physical
                                      // address of the virtual address input parameter
int
                      // loop index
       ix;
sEthTxDcpt* pEDcpt; // current Ethernet descriptor
sEthTxDcpt* tailDcpt; // last Ethernet descriptor
                     // current data buffer to be transmitted
char* pBuff;
                      // current data buffer size
int* pSize;
pEDcpt=pArrDcpt;
pBuff=pArrBuff;
pSize=pArrSize;
tailDcpt=0;
for(ix=0; ix< nArrayItems; ix++, pEDcpt++, pBuff++, pSize++)</pre>
   // pass the descriptor to hw, use linked descriptors, set proper size
   pEDcpt->pEDBuff=(unsigned char*)VA TO PA(pBuff);
                                                        // set buffer
   pEDcpt->hdr.w=0;
                                                         // clear all the fields
   pEDcpt-> hdr.NPV= 1;
                                                         // set next pointer valid
   pEDcpt-> hdr.EOWN= 1;
                                                         // set hw ownership
                                                        // set proper size
   pEDcpt->hdr.bCount=*pSize;
   if(tailDcpt)
   tailDcpt->next ed=VA TO PA(&pEDcpt);
   tailDcpt=pEDcpt;
```

Example 35-4: Ethernet Transmit Packet Code (Continued)

<pre>// at this moment pEDcpt is an extra descript pEDcpt->hdr.w=0;</pre>	or we use to end the descriptors list vare ownership
tailDcpt->next ed= VA TO PA(&pEDcpt);	-
pArrDcpt[0].hdr.SOP=1; // start	of packet
pArrDcpt[nArrayItems-1].hdr.EOP=1; // end c	1
ETHTXST=VA_TO_PA(pArrDcpt); // set t ETHCON1SET= 0x00008200; // set t	
// the ETHC will transmit the buffers we just $/\ast$	programmed
<pre>do something else in between */</pre>	
while(!(ETHCON1&0x00000200)); // wait	transmission to be done
// check the ETHSTAT register to see the tran	sfer result

Note: This code example uses MPLAB[®] C32 C compiler specific syntax. Refer to your compiler manual regarding support for packed data structures.

35.4.9.6 ETHERNET RECEIVE BUFFER MANAGEMENT

The Receive Buffer Management (RXBM) block along with the RX DMA manages the flow of receive packets from the MAC to the system memory using the Receive Buffer Descriptors.

The receive operation is enabled by setting the RXEN bit (ETHCON1<8>). Once the RXEN bit is set, the RX DMA will respond to incoming packets by reading the next available descriptor entry in the table and writing the packet data into the packet buffer pointed to by the descriptor and writing the receive packet status into the descriptor entry itself. If the incoming packet requires more space than is allocated by a single buffer, the packet may span multiple descriptors. If the RX DMA reads the next packet descriptor in the table and does not own it, this may be an overflow condition and will be reported via the status registers.

When a packet is successfully received (the packet is not aborted by the filter or an overrun error), the packet data is stored in the memory pointed to by the descriptor DATA_BUFFER_ADDRESS (see Figure 35-9). The receive status vector (RSV), the RX filter receive status (RXF_RSV), the packet checksum (PKT_CHECKSUM) and control word (SOP and EOP) are updated in the first descriptor entry used for that packet. The EOWN field is updated for all descriptors used by the received packet. Additionally, for improved packet management, the BUFCNT (ETHSTAT<16:23>) bit keeps a running count of the number of received packet buffers stored in data memory.

Finally, the ETHRXST register is updated to reflect the next RX descriptor to be used for the next received packet. Once hardware has stored the packet in memory, software is responsible for checking the packet's RSV for errors before the packet is processed.

Once software processes a received packet, it should write the BUFCDEC (ETHCON1<0>) bit once for each descriptor used for that packet in order to decrement the packet buffer count BUFCNT. This provides an accurate count of unprocessed packet buffers pending in data memory that is used in automatic flow control (see Section 35.4.7 "Flow Control Overview").

Software should also update the descriptors and clear the EOWN field in the descriptors used for that packet to free them up for another received packet.

When automatic flow control is enabled, an overrun condition occurs if the RX logic receives more packets than the maximum number that the BUFCNT bit in the ETHSTAT register can reflect. If an attempt is made to increment the BUFCNT field (by RXBM having received a packet), and the register has reached its maximum value (0xFF), the register will not rollover; an overrun error condition will be generated and the RX logic will halt. The proper way to handle this situation is to read out packets and decrement the BUFCNT counter.

Contro

Note: When the RXEN bit is first enabled, the RXDMA engine will initially fetch a RX descriptor from memory in preparation of receiving packet data. Software must insure the descriptor list is initialized prior to setting the RXEN bit.

If automatic flow control is disabled, the RXDMA will continue processing and BUFCNT will saturate at a value of 0xFF.

If the RX engine stops due to a lack of available descriptors, it will not start again until it detects a write to the BUFCDEC (ETHCON1<0>) bit. This signals that the software has freed up additional RX descriptor buffers.

Note 1:	The ETHRXST receive configuration register (starting address of RX Descriptor
	Table) is used by the RX DMA, and should only be changed when the RX DMA is
	not operating (i.e., RXEN (ETHCON1<8>) = 0 and RXBUSY (ETHSTAT<5>) = 0),
	since continual synchronization to the DMA clock domain is not provided.
	Ensuring the ETHRXST configuration register does not change when the RX DMA
	is active is the responsibility of software.

2: When using an RX EDT ring, the software must make sure that the RX EDT contains (at a minimum) enough entries that are required to buffer the largest Ethernet frame. This is needed because the RX DMA engine does not detect the wrap-around condition.

35.4.9.7 ETHERNET RECEIVE OPERATION DETAILS

A received packet is stored in the packet buffer along with a status vector, which is stored in the descriptor. The status vector has two components:

- The Receive Status Vector (RSV), which is driven by the MAC at the end of a received packet, and contains information about the packet received.
- The Receive Filter Status vector (RXF_RSV) driven out by the RX Filter block.

This combined status is stored in the first descriptor used to store the packet data buffer.


The sequence of steps involved in the receiving process is as follows:

- 1. Software sets up the RX descriptor table with RX descriptor entries and the associated packet data buffers pointed to by each descriptor entry.
- 2. Software writes to the ETHRXST register (pointing to the start of the RX descriptor table) and enables the RX port by setting the RXEN (ETHCON1<8>) bit.
- 3. The RX DMA engine reads a valid descriptor from the table and determines the start of the packet data buffer.
- 4. When a packet is received, the MAC indicates the start of a new frame and presents the data.
- 5. The RXBM receives the data and stores it in an RX FIFO. Writes to the system memory are postponed until 32 bits of data have been received. The RX DMA takes the data from the RX FIFO and stores it in the Packet data buffer pointed to by the descriptor it just read. Once all the bytes are written that have been allocated by the descriptor, the RX DMA reads another descriptor in order to write more packet data.
- 6. If the RX DMA fetches a descriptor with EOWN = 0 when needed to store more packet data, a RXBUFNA (ETHIRQ<1>) interrupt occurs.
- 7. If any of the following events occur during a packet reception, the packet is aborted and the descriptor is not updated with the packet status, which leaves it available for the next packet:
 - The RX Filter aborts the packet
 - RXFIFO overrun, which can be caused by:
 - excessive system level latency
 - BUFCNT (ETHSTAT<16:23>) reaching maximal value
 - No descriptors are available for hardware processing
- 8. Once the frame completes, the MAC presents the Receive Status Vector (RSV) and the RX Filter presents the Receive Filter Status Vector (RXF_RSV).
- 9. The RX DMA will traverse the descriptors a second time:
 - a) The first descriptor used for the current packet will be updated with the RSV, RXF_RSV, PKT_CHECKSUM and BYTE_COUNT values.
 - b) All the descriptors belonging to the current packet get their SOP and EOP updated. Also the EOWN bit is changed to signal to software that it can read the packet data.
- 10. Once the RSV is passed to the RX DMA, the RXBM is ready to receive another packet.

Example 35-5: Ethernet Receive Packet Code


```
/* The following assumptions were made for this example:
- the packet that has to be received might consist of multiple Ethernet frames.
- the number of available RX descriptors is greater than the number of receive buffers that
 have to be made available for the incoming frames (there's at least an extra descriptor
  ending the chain of descriptors)
- all the RX filtering is already programmed
- this is the first receive operation to take place, the example enables the receive process.
* /
/* Input parameters:
- sEthRxDcpt* pArrDcpt: pointer to an array that holds free descriptors that we can use for the
RX operation (see below the definition for sEthRxDcpt).
- char* pArrBuff: pointer to an array that holds buffers to receive the incoming data traffic
- int rxBuffSize: size of the receive buffers
- int nArrayItems: how many receive buffers are stored in the array.
* /
#include <p32xxxx.h>
// definition used for this example (see Table 35-7: Ethernet Controller TX Buffer Descriptor
Format)
typedef struct
   volatile union
    {
       struct
       ł
           unsigned: 7;
           unsigned EOWN: 1;
           unsigned NPV: 1;
           unsigned: 7;
           unsigned bCount: 11;
           unsigned: 3;
           unsigned EOP: 1;
           unsigned SOP: 1;
       };
       unsigned int w;
   }hdr;// descriptor header
   unsigned char* pEDBuff;
                                             // data buffer address
   volatile unsigned long long stat;
                                             // tx packet status
   unsigned int next ed;
                                              // next descriptor (hdr.NPV==1);
} attribute (( packed )) sEthRxDcpt;
                                             // hardware RX descriptor (linked).
extern void* VA TO PA(char* pBuff);
                                              // extern function that returns the physical
                                              // address of the input virtual address parameter
int
       ix;
                                              // index
sEthRxDcpt* pEDcpt;
                                             // current Ethernet descriptor
sEthRxDcpt* tailDcpt;
                                             // last Ethernet descriptor
char* pBuff;
                                             // current data buffer to be transmitted
pEDcpt=pArrDcpt;
pBuff=pArrBuff;
tailDcpt=0;
ETHCON2=(rxBuffSize/16)<<4;</pre>
                                             // set the RX data buffer size
for(ix=0; ix< nArrayItems; ix++, pEDcpt++, pBuff++)</pre>
   // pass the descriptor to hw, use linked descriptors, set proper size
   pEDcpt->pEDBuff=(unsigned char*)VA_TO_PA(pBuff); // set buffer
   pEDcpt->hdr.w=0;// clear all the fields
   pEDcpt-> hdr.NPV= 1;
                                                     // set next pointer valid
   pEDcpt-> hdr.EOWN= 1;
                                                     // set hw ownership
   if(tailDcpt)
   tailDcpt->next_ed=VA_TO_PA(&pEDcpt);
    tailDcpt=pEDcpt;
```

Example 35-5: Ethernet Receive Packet Code (Continued)



Note: This code example uses MPLAB C32 C compiler specific syntax. Refer to your compiler manual regarding support for packed data structures.








Figure 35-12: Ethernet Descriptor Table with Multiple Descriptors Per Packet

35.4.10 Ethernet Initialization Sequence

In order to initialize the Ethernet Controller to receive and transmit Ethernet messages, Microchip recommends that this sequence of steps be followed:

- 1. Ethernet Controller Initialization:
 - a) Disable Ethernet interrupts in the EVIC by clearing bit ETHIE (IEC1<28>).
 - b) Turn the Ethernet Controller off, and then clear the ON, RXEN and TXEN bits (ETHCON1<15>, ETHCON1<8> and ETHCON1<9>).
 - c) Wait activity abort by polling the ETHBUSY bit (ETHSTAT<7>).
 - d) Clear the Ethernet Interrupt Flag (ETHIF) bit in the Interrupts module (IFS1<28>).
 - e) Disable any Ethernet Controller interrupt generation by clearing the ETHIRQIE register.
 - f) Clear the TX and RX start addresses by using ETHTXSTCLR and ETHRXSTCLR.
- 2. MAC Init:
 - Reset the MAC using SOFTRESET (EMACxCFG1<15>) or individually reset the modules setting the RESETRMCS, RESETRFUN, RESETTMCS, RESETTFUN bits (EMACxCFG1<11:8>).
 - b) Use the configuration fuse setting FETHIO (DEVCFG3<25>) to detect the alternate/default I/O configuration (Refer to Section 32. "Configuration" for details).
 - c) Use the configuration fuse setting FMIIEN (DEVCFG3<24>) to detect the MII/RMII operation mode.
 - d) Properly initialize as digital, all the pins used by the MAC PHY interface (normally only those pins that have shared analog functionality need to be configured).
 - e) Initialize the MIIM interface:
 - i. If the RMII operation is selected, reset the RMII module by using the RESETRMII (EMACxSUPP<11>) bit and set the proper speed in the SPEEDRMII (EMACxSUPP<8>) bit.
 - ii. Issue an MIIM block reset, by setting the RESETMGMT (EMACxMCFG<15>) bit, and then clear the reset bit.
 - Select a proper divider in the CLKSEL (EMACxCFG<5:2>) bit for the MIIM PHY communication based on the system running clock frequency and the external PHY supported clock.
- 3. PHY Init:

This depends on the actual external PHY used. All PHYs should implement the basic register set as stated in Clause 22, Table 22-6-MII Management Register Set of the IEEE 802.3 Standard.

In addition to the basic register set, PHYs may provide an extended set of nine registers and capabilities that may be accessed and controlled via the MIIM interface. They provide a PHY-specific identifier, control and monitoring for the Auto-Negotiation process, etc.

The IEEE 802.3 Standard provides room for 16 extended registers, which implement vendor-specific capabilities.

Following is a list of common initialization steps that should be taken. Adjust accordingly by refering the vendor-specific PHY data sheet.

- a) Reset the PHY (use Control Register 0).
- b) Set the MII/RMII operation mode. This usually requires access to a vendor-specific control register.
- c) Set the normal, swapped or auto (preferred) MDIX. This usually requires access to a vendor-specific control register.
- d) Check the PHY capabilities by investigating the Status Register 1.
- e) Preferably the auto-negotiation should be selected if the PHY supports it. Expose the supported capabilities: Half/Full Duplex, 10BaseT/100Base TX, etc. (Extended Register 4). Start the negotiation (Control Register 0) and wait for the negotiation complete and get the link partner capabilities (Extended Register 5) and negotiation result (vendor-specific register).
- f) If auto-negotiation is not supported/selected, update the PHY Duplex and Speed settings directly (use Control Register 0 and possibly some vendor-specific registers).

4. MAC Configuration:

Having available the Duplex and Speed settings, configure the MAC accordingly, using the following steps:

- a) Enable the RXENABLE (EMACxCFG1<0>) bit, selecting both the TXPAUSE and RXPAUSE (EMACxCFG1<3,2>) (the PIC32MX MAC supports both).
- b) Select the desired auto-padding and CRC capabilities, and the enabling of the huge frames and the Duplex type in the EMACxCFG2 register.
- c) Program EMACxIPGT with the back-to-back inter-packet gap.
- d) Use EMACxIPGR for setting the non back-to-back inter-packet gap.
- e) Set the collision window and the maximum number of retransmissions in EMACxCLRT.
- f) Set the maximum frame length in EMACxMAXF.
- g) Optionally set the station MAC address in the EMACxSA0, EMACxSA1 and EMACxSA2 registers (these registers are loaded at reset from the factory preprogrammed station address).
- 5. Continue the Ethernet Controller Initialization:
 - a) If planning to turn on the flow control, update the PTV value (ETHCON1<31:16>).
 - b) If using the auto-flow control, set the full and empty watermarks: RXFWM and RXEWM (ETHRXWM<23:16> and ETHRXWM<7:0>).
 - c) If needed, enable the auto-flow control by setting AUTOFC (ETHCON1<7>).
 - d) Set the RX filters by updating the ETHHT0, ETHHT1, ETHPMM0, ETHPMM1, ETHPMCS and ETHRXFC registers.
 - e) Set the size of the RX buffers in the RXBUFSZ (ETHCON2<10:4>) bits (all receive descriptors use the same buffer size). Keep in mind that using packets that are too small leads to packet fragmentation and has a noticeable impact on the performance.
 - f) Prepare a list/ring of TX descriptors for messages to be transmitted. Properly update all the fields in the TX descriptor (NPV, EOWN = 1, NEXT_ED) (see Table 35-7, "Ethernet Controller TX Buffer Descriptor Format"). If using a list, end it properly with a software own descriptor (EOWN = 0).

The SOP, EOP, DATA_BUFFER_ADDRESS and BYTE_COUNT will be updated when a particular message has to be transmitted. The DATA_BUFFER_ADDRESS will contain the physical address of the message, the BYTE_COUNT message size. SOP and EOP are set depending on how many packets are needed to transmit the message.

- g) Prepare a list of RX descriptors populated with valid buffers for messages to be received. Properly update the NPV, EOWN = 1 and DATA_BUFFER_ADDRESS fields in the RX descriptors (see Table 35-8, "Ethernet Controller RX Buffer Descriptor Format"). The DATA_BUFFER_ADDRESS should contain the physical address of the corresponding RX buffer.
- h) The actual number of RX/TX descriptors and RX previously allocated buffers depends on your actual system memory availability and on the intended Ethernet traffic you anticipate and want to handle.
- i) Update the ETHTXST register with the physical address of the head of the TX descriptors list.
- j) Update the ETHRXST register with the physical address of the head of the RX descriptors list.
- k) Enable the Ethernet Controller by setting the ON bit (ETHCON1<15).
- I) Enable the receiving of messages by setting the RXEN bit (ETHCON1<8>).
- m) Inspect the list of RX descriptors to see if the EOWN bit is cleared. If it is, this descriptor is now under software control and a message was received. Use SOP and EOP to extract the message, use BYTE_COUNT, RXF_RSV, RSV and PKT_CHECKSUM to get the message characteristics.

- n) In order to transmit a message:
 - . First make sure that the message has the proper format according the Ethernet Frame specifications.
 - ii. Update the necessary number of TX descriptors, starting with the head of the list, by setting the DATA_BUFFER_ADDRESS to be the physical address of the corresponding buffer in the message to be transmitted.
 - iii. Keep in mind that large packet fragmentation has an impact on the performance.
 - iv. Update BYTE_COUNT for each descriptor with the number of bytes contained in each buffer.
 - v. Set EOWN = 1 for each descriptor that belongs to the packet.
 - vi. Use SOP and EOP to specify that the message uses one or more TX descriptors.
- o) Enable the transmission of the message, set the TXRTS (ETHCON1<9>) bit.
- p) Inspect the list of TX descriptors to see if the EOWN bit is cleared. If it is, this descriptor is now under software control and the message was transmitted. Use TSV to check for the transmission result.

35.4.11 Ethernet Statistics Registers

To comply with the 802.3 Layer Management specification, the Ethernet Controller implements various statistics registers in hardware. These registers are incremented by hardware when various conditions are detected in a transmitted/received packet. Once a register reached its maximum value, it will roll over to all zeros the next time it is incremented. Therefore, it is the responsibility of software to read these in a timely manner to avoid losing any data.

A read by software will automatically cause the corresponding register to be cleared.

Statistics counters can be written by software using the SET, CLR and INV registers. Writes to the normal registers are also supported. In normal operation, the statistics registers should just be read on a periodic basis to collect data on the Ethernet link traffic.

- **Note 1:** The SET, CLR and INV Statistics registers are meant only for supporting software debugging and testing.
 - 2: When the device is put in Sleep mode, updates to the statistics registers are suspended as the system clock is not running. The only exception to this is an overflow case, which will increment the overflow counter and set the overflow flag RXOVFLW (ETHIRQ<0>) bit. This is done to signal to software upon a wake-up that some packets have been lost.
 - **3:** Some statistical counters may immediately increment when exiting Sleep due to pending events.

35.4.11.1 PAYLOAD CHECKSUM CALCULATION

The Ethernet Controller automatically calculates a 16-bit packet checksum for all received packets and stores the 16-bit value along with the received packets status vector in the packet descriptor PKT_CHECKSUM field (RX_DCPT<96:111>). This checksum can be useful for TCP/IP software implementations.

The payload checksum is calculated over the complete received packet except for the first 14 bytes (destination address, source address and length/type fields). If software needs to exclude more bytes from the checksum, it must subtract the values out.

A payload checksum is a simple checksum used to provide basic protection against bit corruption during transmission. It is typically used in TCP and UDP packets of the TCP/IP protocols. The checksum is calculated by dividing the byte stream into 16-bit words and adding them together. Any overflow is also added back into the sum. The checksum calculation begins after the first 14 bytes of the frame are received and includes the FCS bytes. The result is the 1's complement of the calculated sum.

Refer to Figure 35-7 for an example of payload checksum calculation.

35.5 ETHERNET INTERRUPTS

The PIC32MX device has the ability to generate interrupts reflecting the events that occur during the Ethernet Controller's transfer of frames. Each of the Ethernet Controller interrupt events has a corresponding interrupt enable bit in the ETHIEN register, which must be set for an interrupt to be generated. However, regardless of the value of the ETHIEN register, the status of all interrupt events is directly readable via the ETHIRQ register. Therefore, the software has visibility of an event generating a potential interrupt by polling the register and not having an interrupt propagate out of the module.

Ethernet interrupts are persistent. This means that as long as the event that generated the interrupt is pending, the interrupt signal from the Ethernet Controller module will remain asserted.

Following is a description of the interrupt events generated by the transmission and receive of Ethernet frames.

Transmit path related interrupt events:

- TX DMA engine transfer error interrupt, signaled by the TXBUSE (ETHIRQ<14>) bit and enabled using the TXBUSEIE (ETHIEN<14>) bit. This event occurs when the TX DMA encounters a bus error during a memory access and is caused by an addressing error (usually because of a bad pointer).
- Transmission done interrupt, signaled by the TXDONE (ETHIRQ<3>) bit and enabled using the TXDONEIE (ETHIEN<3>) bit. This event occurs when the currently transmitted TX packet completes transmission and the Transmit Status Vector is loaded into the first descriptor of the packet.
- Transmission aborted interrupt, signaled by the TXABORT (ETHIRQ<2>) bit and enabled using the TXABORTIE (ETHIEN<2>) bit. This event occurs when the MAC aborts the transmission because of one of the following reasons:
 - Jumbo TX packet abort (The size of the packet is greater than the maximum size MACMAXF (EMACxMAXF<15:0>))
 - Underrun abort (The transmit engine cannot keep up with the requested data flow. This usually happens when the system bus is overloaded.)
 - Excessive defer abort (Packet was deferred in excess of 6071 nibble times in 100 Mbps mode or 24,287 bit times in 10 Mbps mode)
 - Late collision abort (Collision occurred beyond the collision window)
 - Excessive collisions abort (Packet was aborted because the number of collisions exceeded RETX (EMACxCLRT<3:0>))

Note: An early collision will cause the MAC to assert the Retry, but not the Abort. This condition will therefore not cause an interrupt.

Receive path related interrupt events:

- RX DMA engine transfer error interrupt, signaled by the RXBUSE (ETHIRQ<13>) bit and enabled using the RXBUSEIE (ETHIEN<13>) bit. This event occurs when the RX DMA encounters a bus error during a memory access and is caused by an addressing error (usually because of a bad pointer).
- Receive done interrupt, signaled by the RXDONE (ETHIRQ<7>) bit and enabled using the RXDONEIE (ETHIEN<7>) bit. This event occurs whenever a packet is successfully received.
- Packet pending interrupt, signaled by the PKTPEND (ETHIRQ<6>) bit and enabled using the PKTPENDIE (ETHIEN<6>) bit. This event occurs whenever the buffer counter BUFCNT (ETHSTAT<16:23>) has a value greater than 0.
- Receive Activity interrupt, signaled by the RXACT (ETHIRQ<5>) bit and enabled using the RXACTIE (ETHIEN<5>) bit. This event occurs whenever there is data stored in the RXBM FIFO.
- Receive buffer not available interrupt, signaled by the RXBUFNA (ETHIRQ<1>) bit and enabled using the RXBUFNAIE (ETHIEN<1>) bit. This event occurs whenever the RX DMA runs out of descriptors by fetching a descriptor not owned by hardware (EOWN = 0).

- Receive FIFO overflow error interrupt, signaled by the RXOVFLW (ETHIRQ<0>) bit and enabled using the RXOVFLIE (ETHIEN<0>) bit. This event occurs whenever the RXBM is unable to transfer data out of the receive FIFO to the system memory and the internal FIFO overflows because of one of the following reasons:
 - Excessive system level latency
 - BUFCNT (ETHSTAT<16:23>) reaching maximal value
 - No descriptors are available for hardware processing
- Empty Watermark interrupt, signaled by the EWMARK (ETHIRQ<9>) bit and enabled using the EWMARKIE (ETHIEN<9>) bit. This event occurs whenever the RX descriptor buffer count BUFCNT (ETHSTAT<16:23>) is less than or equal to the RXEWM ETHRXWM<0:7>) value.
- Full Watermark interrupt, signaled by the FWMARK (ETHIRQ<8>) bit and enabled using the FWMARKIE (ETHIEN<8>) bit. This event occurs whenever the RX descriptor buffer count BUFCNT (ETHSTAT<16:23>) is greater than or equal to the RXFWM (ETHRXWM<16:23>) value.

Also, interrupts in the Ethernet peripheral could be divided into two types, depending on how and where the interrupt is cleared. They are software cleared interrupt events and hardware cleared interrupt events. Note that all the interrupt events are cleared by a device Reset.

Software cleared interrupt events are cleared by writing the corresponding bit in the ETHIRQCLR register or the ETHIRQ register directly, and include the following:

- TXBUSE
- RXBUSE
- RXDONE
- RXACT
- TXDONE
- TXABORT
- RXBUFNA
- RXOVFLW

Hardware cleared interrupt events are cleared by removing the condition that caused the interrupt, and include the following:

- EWMARK This interrupt can be cleared when an RX packet is successfully received and the BUFCNT value is greater than the RXEWM (ETHRXWM<0:7>) value.
- FWMARK This interrupt can be cleared by writing to the BUFCDEC (ETHCON1<0>) bit, thereby decrementing the buffer descriptor count (BUFCNT) below the RXFWM (ETHRXWM<16:23>) value.
- PKTPEND This interrupt can be cleared by writing the BUFCDEC bit until BUFCNT (ETHSTAT<16:23>) reaches '0'.

All the interrupts belonging to the Ethernet controller map to the Ethernet interrupt vector.

The corresponding Ethernet Controller interrupt flag is ETHIF (IFS1<28>). This interrupt flag must be cleared in software once the cause generating the interrupt is processed.

The Ethernet controller is enabled as a source of interrupts via the respective Ethernet Controller interrupt enable bit ETHIE (IEC1<28>).

The interrupt priority-level bits and interrupt subpriority-level bits must also be configured:

- ETHIP<2:0> (IPC12<4:2>)
- ETHIS<1:0> (IPC12<1:0>)

Note: Refer to Section 8. "Interrupts" (DS61108) for detailed descriptions of the IFSx, IECx and IPCx interrupt bits.

35.5.1 Interrupt Configuration

The Ethernet controller internally has multiple interrupt flags (TXBUSE, RXBUSE, EWMARK, FWMARK, RXDONE, PKTPEND, RXACT, TXDONE, TXABORT, RXBUFNA, RXOVFLW) and corresponding enable interrupt control bits (TXBUSEIE, RXBUSEIE, EWMARKIE, FWMARKIE, RXDONEIE, PKTPENDIE, RXACTIE, TXDONEIE, TXABORTIE, RXBUFNAIE, RXOVFLIE). However, for the interrupt controller, there is just one dedicated interrupt flag bit for the Ethernet Controller: ETHIF (IFS1<28>) and the corresponding interrupt enable/mask bit: ETHIE (IEC1<28>).

Note: All of the interrupt conditions for the Ethernet controller share just one interrupt vector.

The Ethernet Controller has its own priority and sub-priority levels independent of other peripherals. Note that the ETHIF bit will be set without regard to the state of the corresponding enable bit ETHIE. The ETHIF bit can be polled by software if desired.

The ETHIE bit is used to define the behavior of the Vector Interrupt Controller (INT) module when a corresponding ETHIF bit is set. When the corresponding ETHIE bit is clear, the Interrupts module does not generate a CPU interrupt for the event. If the ETHIE bit is set, the Interrupts module will generate an interrupt to the CPU when the ETHIF bit is set (subject to the priority and sub-priority as follows).

It is the responsibility of the user's software routine that services a particular interrupt to clear the interrupt flag bit before the service routine is complete.

The priority of the Ethernet Controller interrupt can be set using the IPC12 register of the INT controller. This priority defines the priority group to which the interrupt source will be assigned. The priority groups range from a value of 7 (the highest priority), to a value of 0, which does not generate an interrupt. An interrupt being serviced will be preempted by an interrupt in a higher priority group.

The sub-priority bits allow setting the priority of an interrupt source within a priority group. The values for the sub-priority range from 3 (the highest priority), to 0 the lowest priority. An interrupt with the same priority group but having a higher sub-priority value will not preempt a lower sub-priority interrupt that is in progress.

The priority group and sub-priority bits allow more than one interrupt source to share the same priority and sub-priority. If simultaneous interrupts occur in this configuration, the natural order of the interrupt sources within a priority/sub-priority group pair determine the interrupt generated.

The natural priority is based on the vector numbers of the interrupt sources. The lower the vector number the higher the natural priority of the interrupt. Any interrupts that were overridden by natural order will then generate their respective interrupts based on Priority, sub-priority and natural order after the interrupt flag for the current interrupt is cleared.

After an enabled interrupt is generated, the CPU will jump to the vector assigned to that interrupt. The vector number for the interrupt is the same as the natural order number. The CPU will then begin executing code at the vector address. The user's code at this vector address should perform any application-specific operations and clear the ETHIF interrupt flags (as well as the corresponding event in the ETHIRQ register if a software clearable interrupt) and then exit.

Refer to the vector address table details in **Section 8. "Interrupts"** (DS61108) for more information.

 Table 35-9:
 Ethernet Interrupt Vectors for Various Offsets with EBASE = 0x8000:0000

Interrupt	Vector/ Natural Order	IRQ Number	Vector Address IntCtI.VS = 0x01	Vector Address IntCtI.VS = 0x02	Vector Address IntCtI.VS = 0x04	Vector Address IntCtI.VS = 0x08	Vector Address IntCtI.VS = 0x10
ETH	48	60	8000 0800	8000 0e00	8000 1a00	8000 3200	8000 6200

Example 35-6: Ethernet Initialization With Interrupts Enabled Code

// this code example assumes that the system vectored interrupts are properly configured
#include <p32xxxx.h>

```
// disable Ethernet interrupts
IEC1CLR =0x10000000;
ETHCON1CLR=0x00008300;
                                 // reset: disable ON, clear TXRTS, RXEN
while(ETHSTAT&0x80);
                                 // wait everything down
IFS1CLR=0x10000000;
                                     // clear the interrupt controller flag
                               // disable all events
ETHIENCLR=0x000063ef;
ETHIRQCLR=0x000063ef;
                                // clear any existing interrupt event
ETHCON1SET=0x00008000;
                                // turn device ON
/*
Init the MAC
Init the PHY
Init RX Filtering
Init Flow Control
*/
ETHIENSET=0x0000400c;
                               // enable the TXBUSE, TXDONE
                                // and TXABORT interrupt events
                               // clear the Ethernet Controller priority and sub-priority
IPC12CLR = 0x000001f;
IPC12SET = 0x00000016;
                               // set IPL 5, sub-priority 2
IEC1SET=0x10000000;
                                // enable the Ethernet Controller interrupt
// start transmit packets
// whenever a packet completes transmission or an transmission error occurs
// an interrupt will be generated
```

Example 35-7: Ethernet Controller ISR Code

```
/*
The following code example demonstrates a simple Interrupt Service Routine for Ethernet
Controller interrupts. The user's code at this vector should perform any application specific
operations and must clear the Ethernet Controller interrupt flags before exiting.
*/
#include <p32xxxx.h>
void ISR(ETH VECTOR, IPL5) EthInterrupt(void)
{
   int ethFlags=ETHIRQ;
                                 // read the interrupt flags (requests)
   // the sooner we acknowledge, the smaller the chance to miss another event of the
   // same type because of a lengthy ISR
   ETHIRQCLR= ethFlags;
                              // acknowledge the interrupt flags
   /*
   perform application specific operations in response
   to any interrupt flag set in ethFlags
   */
   IFS1CLR= 0x1000000;
                                 // Be sure to clear the Ethernet Controller Interrupt
                                 // Controller flag before exiting the service routine.
```

Note: The Ethernet Controller ISR code example shows MPLAB C32 C compiler-specific syntax. Refer to your compiler manual regarding support for ISRs.

35.5.2 External PHY Interrupt

Some PHYs have the option of generating an interrupt signal when a specific event occurs. A PHY interrupt is usually asserted for the following types of events/conditions:

- Energy Detect
- Power-Down mode exited
- Auto-negotiation complete
- · Remote fault detected
- Link down
- Auto-negotiation LP acknowledge
- Parallel detection fault
- · Auto-negotiation page received

Refer the vendor-specific PHY data sheet for the details about the events generating interrupts.

If the PIC32MX has to be made aware and respond to this interrupt, then the PHY interrupt signal should be tied to a PIC32MX external interrupt pin. Note that this interrupt does not go through the Ethernet Controller.

The software has to clear the PHY generated interrupt event by writing a register in the PHY via the MAC MIIM registers. Note that in this case, the PHY interrupt is the only software-clearable interrupt that is not directly clearable in the ETHIRQ register.

35.6 OPERATION IN POWER-SAVING AND DEBUG MODES

35.6.1 Ethernet Operation in Sleep Mode

When the PIC32MX device enters Sleep mode, the system clock is disabled. No Ethernet transfers can occur in this mode. For the Ethernet Controller, all clocks are stopped except for the external MII RX_CLK and TX_CLK signals or REF_CLK if operating in RMII mode. The Ethernet Controller is in Sleep with asynchronous wake-up events allowed.

If the user application enters Sleep mode while the Ethernet Controller is operating on an active transfer, the Ethernet Controller will be suspended in its current state until clock execution resumes. The software should avoid this situation as it might result in unexpected pin timings.

Software is responsible for determining when the link is in a state that is safe for the Ethernet Controller to enter Sleep mode. Execution of the WAIT instruction by the CPU to place the device in Sleep mode is only recommended in two cases:

- The Ethernet Controller is disabled.
- The Ethernet Controller has no pending TX packets and all the incoming RX packets are processed.

Placing the Ethernet Controller in Sleep mode while transmit transactions on the bus are active may result in improper Ethernet device behavior, which may cause dropped packets or a broken link connection.

Once the device has safely entered Sleep Mode, the Ethernet Controller will generate a wake-up interrupt when an asynchronous enabled event occurs.

35.6.2 Ethernet Operation in Idle Mode

When the device enters Idle mode, the system clock sources remain functional. The SIDL bit (ETHCON1<13>) selects whether the Ethernet Controller will stop or continue functioning in Idle mode:

- If SIDL = 0, the Ethernet Controller will continue normal operation in Idle mode and will have the clocks turned on.
- If SIDL = 1, the Ethernet Controller will discontinue operation in Idle mode. The Ethernet controller will turn off the clocks (except RX_CLK, TX_CLK or REF_CLK) so that power consumption is more efficient. When the Ethernet Controller is stopped in Idle mode, it behaves the same as when in Sleep mode.

Note: The Ethernet Controller treats Idle mode with SIDL = 1 (ETHCON1<13>) the same as the Sleep mode. Therefore, the same restrictions apply.

35.6.3 Wake-on-LAN (WOL) Operation

There is no specific WOL functionality implemented in the Ethernet Controller. Instead, WOL functionality is implemented by setting the appropriate RX filters and enabling the RXDONE (ETHIRQ<7>) interrupt to wake this system when a receive packet is accepted. Normally a Magic Packet filter is used for this purpose.

If the system is in Sleep mode or in a slow-clock mode, the software can enable the RXACT (ETHIRQ<5>) interrupt. This prevents the receive buffer from overflowing while the device is in a low power mode.

Special care must be taken when using RXACT to wake-up the system from Sleep or Idle (and SIDL (ETHCON1<13>) bit is set).

Example 35-8 provides a sequence of instructions to put the system into Sleep or Idle mode.

```
Example 35-8: Using the Ethernet Controller to Wake-up the System
```

The following code example illustrates a simple sequence of instructions to put the system into
Sleep or Idle state so that the incoming Ethernet activity, signaled by RXACT, is used to
wake-up the system. It assumes that either the Sleep state is enabled or, if the Idle state is
enabled, the Ethernet Controller SIDL bit is set.
*/
#include <p32xxxx.h>

 if(want_to_sleep)
 {
 ETHIRQCLR = 0x20; // clear RXACT flag
 ETHIENSET = 0x20; // enable RXACT interrupt
 asm("wait"); // go to Sleep/Idle
 }

Under these circumstances, the wake-up ISR should look like Example 35-9:

```
Example 35-9: Ethernet Controller Wake-up on RXACT ISR
```

The following code example demonstrates a simple Interrupt Service Routine for Ethernet Controller interrupts. The user's code at this vector should perform any application specific operations and must clear the Ethernet Controller interrupt flags before exiting. */ #include <p32xxxx.h> void ISR(ETH VECTOR, IPL5) EthInterrupt(void) int ethFlags=ETHIRQ; // read the interrupt flags (requests) ethFlags =ETHIRQ; if(ethFlags &0x20) { // RXACT interrupt ETHIENCLR = 0x20;// disable further RXACT interrupts ETHCON1CLR= 0x2000; // disable SIDL $//\ {\rm suspend}$ any activity in your system that could interfere // with the critical system unlock sequence such as: // disable higher priority interrupts, DMA transfers, etc. // now unlock the system SYSKEY = 0, SYSKEY = 0xAA996655, SYSKEY = 0x556699AA; OSCCONCLR = 0×10 ; // disable SLEEP mode, enable IDLE SYSKEY = 0x33333333; // relock the system // resume the activity previously stopped: re-enable interrupts, // DMA, etc. } /* perform other application specific operations in response to other interrupt flag set in ethFlags */ ETHIRQCLR= ethFlags; // acknowledge the interrupt flags IFS1CLR= 0x1000000; // clear the Ethernet Controller Interrupt Controller // flag before exiting the service routine.

Note: The Ethernet Controller ISR code example shows MPLAB C32 C compiler-specific syntax. Refer to your compiler manual regarding support for ISRs.

Contro

The disabling of further RXACT interrupts in this ISR is needed because of the way the Ethernet Controller generates this interrupt request, which is active as long as there is data in the RX FIFO. Otherwise, the control will continuously get back to the ISR and execution will be locked up.

However, instead of simply disabling the RXACT interrupt, further action is needed: disable the Sleep mode and enable the Idle mode and make sure that the Ethernet Controller is enabled (SIDL = 0). This is needed to prevent the situation where a RXACT interrupt was taken exactly after the enabling of the RXACT, but just before the execution of the WAIT instruction in the main loop of Example 35-9.

If activity was received right before the WAIT instruction call, the ISR will disable the RX activity interrupt and when the ISR returns the main loop will execute the WAIT instruction. At this point, the Ethernet Controller will never be able to wake the part.

The workaround is to have the ISR disable Sleep mode and clear the Ethernet SIDL bits so that the Ethernet Controller will not go to sleep.

Please note that another Ethernet interrupt needs to be enabled after the RXACT interrupt is disabled. Usually, the RXDONE bit is the best candidate.

35.6.4 Ethernet Operation in Debug Mode

The FRZ (ETHCON1<14>) bit determines whether the Ethernet Controller will run or stop while the CPU is executing debug exception code (i.e., application is halted) in Debug mode.

- When FRZ = 0, the Ethernet Controller continues to run even when the application is halted in Debug mode.
- When FRZ = 1 and the application is halted in Debug mode, the Ethernet Controller will complete the current bus transaction, and will then freeze its operations and make no changes to the state of the Ethernet Controller. All Ethernet Controller registers are readable and writable; however, reads are non-destructive and do not alter the state of the peripheral. System clocks to the rest of the peripheral are stopped except for the external RX_CLK /TX_CLK (MII) or REF_CLK (RMII) clocks. The peripheral will resume its operation after the CPU resumes execution.

Note: The FRZ bit is readable and writable only when the CPU is executing in Debug Exception mode. In all other modes, the FRZ bit reads as '0'. If the FRZ bit is changed during Debug mode, the new value does not take effect until the current Debug Exception mode is exited and re-entered. During the Debug Exception mode, the FRZ bit reads the state of the peripheral when entering Debug mode. When the Ethernet peripheral is frozen, it is unable to follow normal Ethernet protocol. This means that transmit frames may be aborted and receive frames may be dropped.

35.7 EFFECTS OF VARIOUS RESETS

35.7.1 Device Reset

All Ethernet registers are forced to their reset states upon a device Reset. When the asynchronous reset input goes active, the Ethernet logic does the following:

- Resets all fields in the SFRs (ETHCON1, ETHCON2, ETHSTAT, etc.).
- Loads the EMACxSA0, EMACxSA1 and EMACxSA2 registers containing the station address from the factory pre-programmed station address.
- Resets the TX and RX DMA engines, and puts the corresponding FIFOs in the empty state.
- Aborts any on-going data transfers.

35.7.2 Power-on Reset

All Ethernet Controller registers are forced to their reset states upon a Power-on Reset.

35.7.3 Watchdog Timer Reset

All Ethernet Controller registers are forced to their reset states upon a Watchdog Timer Reset.

35.8 I/O PIN CONTROL

Enabling the Ethernet Controller will configure the I/O pin direction as defined by the Ethernet Controller control bits (see Table 35-10). The port TRIS and LATCH registers will be overridden.

I/O Pin Name	MII Required	RMII Required	Module Control	TRIS ⁽¹⁾	Pin Type	Description						
EMDC	Yes	Yes	ON	Х	0	Ethernet MII Management Clock						
EMDIO	Yes	Yes	ON	Х	I/O	Ethernet MII Management IO						
ETXCLK	Yes	No	ON	Х	I	Ethernet MII TX Clock						
ETXEN	Yes	Yes	ON	Х	0	Ethernet Transmit Enable						
ETXD0	Yes	Yes	ON	Х	0	Ethernet Data Transmit 0						
ETXD1	Yes	Yes	ON	Х	0	Ethernet Data Transmit 1						
ETXD2	Yes	No	ON	Х	0	Ethernet Data Transmit 2						
ETXD3	Yes	No	ON	Х	0	Ethernet Data Transmit 3						
ETXERR	Yes	No	ON	Х	0	Ethernet Transmit Error						
ERXCLK	Yes	No	ON	Х	I	Ethernet MII RX Clock						
EREF_CLK	No	Yes	ON	Х	I	Ethernet RMII Ref Clock						
ERXDV	Yes	No	ON	Х	I	Ethernet MII Receive Data Valid						
ECRS_DV	No	Yes	ON	Х	I	Ethernet RMII Carrier Sense/Receive Data Valid						
ERXD0	Yes	Yes	ON	Х	I	Ethernet Data Receive 0						
ERXD1	Yes	Yes	ON	Х	I	Ethernet Data Receive 1						
ERXD2	Yes	No	ON	Х	I	Ethernet Data Receive 2						
ERXD3	Yes	No	ON	Х	I	Ethernet Data Receive 3						
ERXERR	Yes	Yes	ON	Х	I	Ethernet Receive Error						
ECRS	Yes	No	ON	Х	I	Ethernet Carrier Sense						
ECOL	Yes	No	ON	Х	I	Ethernet Collision Detected						

 Table 35-10:
 I/O Pin Configuration for Use with the Ethernet Controller

Note 1: The setting of the TRIS bit is irrelevant. However, If the pin is shared with an analog input, the AD1PCFG and corresponding TRIS register must be properly set to configure this pin as digital.

35.9 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32MX device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Ethernet Controller module are:

Title

Application Note

Ethernet Theory of Operation

AN1120

Note: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the PIC32MX family of devices.

35.10 REVISION HISTORY

Revision A (August 2009)

This is the initial released version of this document.