

Section 27. USB On-The-Go (OTG)

HIGHLIGHTS

This section of the manual contains the following major topics:

27.1	Introduction	
27.2	Control Registers	
27.3	Operation	
27.4	Host Mode Operation	
27.5	Interrupts	
27.6	I/O Pins	
27.7	Operation in Debug and Power-Saving Modes	
27.8	Effects of a Reset	
27.9	Related Application Notes	
27.10) Revision History	

USB On-The-Go (OTG)

27

27.1 INTRODUCTION

The PIC32MX USB module includes the following features:


- USB Full-Speed Support for Host and Device
- Low-Speed Host Support
- USB On-The-Go (OTG) Support
- Integrated Signaling Resistors
- Integrated Analog Comparators for VBUS Monitoring
- Integrated USB Transceiver
- Transaction Handshaking Performed by Hardware
- Endpoint Buffering Anywhere in System RAM
- Integrated Bus Master to Access System RAM and Flash
- USB module does not require the PIC32 DMA module for its operation


The Universal Serial Bus (USB) module contains analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device, or OTG implementation with a minimum of external components. This module in Host mode is intended for use as an embedded host and therefore does not implement a UHCI or OHCI controller.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), a dedicated USB Bus Master, pull-up and pull-down resistors and the register interface. A block diagram of the PIC32MX USB OTG module is presented in Figure 27-1.

The clock generator provides the 48 MHz clock, which is required for USB full speed and low speed communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers, and generates the hardware protocol for data transfers. The USB Bus Master transfers data between the data buffers in RAM and the SIE. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

IMPORTANT: The implementation and use of the USB specifications, as well as other third-party specifications or technologies, may require licensing; including, but not limited to, USB Implementers Forum, Inc. (also referred to as USB-IF). The user is fully responsible for investigating and satisfying any applicable licensing obligations.





27.2 CONTROL REGISTERS

The USB module includes the following Special Function Registers (SFRs):

- U1OTGIR: USB OTG Interrupt Flags Register
- U1OTGIE: USB OTG Interrupt Enable Register
- U1OTGSTAT: USB Comparator and Pin Status Register
- U1OTGCON: USB Resistor and Pin Control Register
- U1PWRC: USB Power Control Register
- U1IR: USB Pending Interrupt Register
- U1IE: USB Interrupt Enable Register
- U1EIR: USB Pending Error Interrupt Register
- U1EIE: USB Interrupt Enable Register
- U1STAT: USB Status FIFO Register
- U1CON: USB Module Control Register
- U1ADDR: USB Address Register
- U1FRMH and U1FRML: USB Frame Counter Registers
- U1TOK: USB Host Control Register
- U1SOF: USB SOF Counter Register
- U1BDTP1, U1BDTP2 and U1BDTP3: USB Buffer Descriptor Table Pointer Register
- U1CNFG1: USB Debug and Idle Register
- U1EP0-U1EP15: USB Endpoint Control Register

27.2.1 U1OTGIR Register

U1OTGIR (Register 27-1) records changes on the ID, data and VBUS pins, enabling software to determine which event caused an interrupt. The interrupt bits are cleared by writing a '1' to the corresponding interrupt.

27.2.2 U1OTGIE Register

U1OTGIE (Register 27-2) enables the corresponding interrupt status bits defined in the U1OTGIR register to generate an interrupt.

27.2.3 U1OTGSTAT Register

U1OTGSTAT (Register 27-3) provides access to the status of the VBUS voltage comparators and the debounced status of the ID pin.

27.2.4 U1OTGCON Register

U1OTGCON (Register 27-4) controls the operation of the VBUS pin, and the pull-up and pull-down resistors.

27.2.5 U1PWRC Register

U1PWRC (Register 27-5) controls the power-saving modes, as well as the module enable/disable control.

27.2.6 U1IR Register

U1IR (Register 27-6) contains information on pending interrupts. Once an interrupt bit is set, it can be cleared by writing a '1' to the corresponding bit.

27.2.7 U1IE Register

U1IE (Register 27-7) values provide gating of the various interrupt signals onto the USB interrupt signal. These values do not interact with the USB module. Setting any of these bits enables the corresponding interrupt source in the U1IR register.

27.2.8 U1EIR Register

U1EIR (Register 27-8) contains information on pending error interrupt values. Once an interrupt bit is set, it can be cleared by writing a '1' to the corresponding bit.

27.2.9 U1EIE Register

U1EIE (Register 27-9) values provide gating of the various interrupt signals onto the USB interrupt signal. These values do not interact with the USB module. Setting any of these bits enables the respective interrupt source in the U1EIR register, if UERR is also set in the U1IE register.

27.2.10 U1STAT Register

U1STAT (Register 27-10) is a 16-deep First In, First Out (FIFO) register. It is read-only by the CPU and read/write by the USB module. U1STAT is only valid when the U1IR<TRNIF> bit is set.

27.2.11 U1CON Register

U1CON (Register 27-11) provides miscellaneous control and information about the module.

27.2.12 U1ADDR Register

U1ADDR (Register 27-12) is a read/write register from the CPU side and read-only from the USB module side. Although the register values affect the settings of the USB module, the content of the registers does not change during access.

In Device mode, this address defines the USB device address as assigned by the host during the SETUP phase. The firmware writes the address in response to the SETUP request. The address is automatically reset when a USB bus Reset is detected. In Host mode, the module transmits the address provided in this register with the corresponding token packet. This allows the USB module to uniquely address the connected device.

27.2.13 U1FRMH and U1FRML Registers

U1FRMH and U1FRML (Register 27-13 and Register 27-14) are read-only registers. The frame number is formed by concatenating the two 8-bit registers. The high-order byte is in the U1FRMH register, and the low-order byte is in U1FRML.

27.2.14 U1TOK Register

U1TOK (Register 27-15) is a read/write register required when the module operates as a host. It is used to specify the token type, PID<3:0> (Packet ID), and the endpoint, EP<3:0>, being addressed by the host processor. Writing to this register triggers a host transaction.

27.2.15 U1SOF Register

U1SOF (Register 27-16) threshold is a read/write register that contains the count bits of the Start-of-Frame (SOF) threshold value, and are used in Host mode only.

To prevent colliding a packet data with the SOF token that is sent every 1 ms, the USB module will not send any new transactions within the last U1SOF byte times. The USB module will complete any transactions that are in progress. In Host mode, the SOF interrupt occurs when this threshold is reached, not when the SOF occurs. In Device mode, the interrupt occurs when a SOF is received. Transactions started within the SOF threshold are held by the USB module until after the SOF token is sent.

27.2.16 U1BDTP1, U1BDTP2 and U1BDTP3

These registers (Register 27-17, Register 27-18 and Register 27-19) are read/write registers that define the upper 23 bits of the 32-bit base address of the Buffer Descriptor Table (BDT) in the system memory. The BDT is forced to be 512 byte-aligned. This register allows relocation of the BDT in real time.

27.2.17 U1CNFG1 Register

U1CNFG1 (Register 27-20) is a read/write register that controls the Debug and Idle behavior of the module. The register must be preprogrammed prior to enabling the module.

27.2.18 U1EP0 - U1EP15

These registers (Register 27-21) control the behavior of the corresponding endpoint.

27.2.19 Associated Registers

Refer to **Section 6. "Oscillators"** (DS61112) for information on the register bits used to enable the USB PLL and/or USB FRC clock sources.

Refer to **Section 8. "Interrupts"** (DS61108) for information on the register bits used to enable and identify the USB module interrupts.

Refer to **Section 32. "Configuration"** (DS61124) for information on the configuration bits used to enable the USB PLL and set the appropriate divisor. This section also describes the bits that can be used to reclaim the USBID and VBUSON pins if the USB module will only be operated in a mode that does not require them.

27.2.20 Clearing USB OTG Interrupts

Unlike other device-level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware-set-only bits. These bits can only be cleared in software by writing a '1' to their locations. Writing a '0' to a flag bit has no effect.

Note: Throughout this section, a bit that can only be cleared by writing a '1' to its location is referred to as "Write '1' to clear bit". In register descriptions, this function is indicated by the descriptor 'K'.

Table 2	7-1: USB	Regist	er Summa	ry	n	n				
Address Offset	Register Name	Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
0x0040	U1OTGIR	31:24	—		—	—			_	_
		23:16	—	-	—	—	—	-	—	—
		15:8	_	_	—	—	_	—	—	_
		7:0	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF
0x0050	U1OTGIE	31:24	_	-	—	—	_	-	—	_
		23:16	_	_	—	—	_	—	—	_
		15:8	-	—	—	—	_	_	—	_
		7:0	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	—	VBUSVDIE
0x0060	U1OTGSTAT	31:24	_	_	—	—	_	_	—	_
		23:16	_	_	—	_		_	_	_
		15:8	_	_	_	_		_	_	_
		7:0	ID	_	LSTATE	_	SESVD	SESEND	_	VBUSVD
0x0070	U10TGCON	31:24	_	_	—	—	—	_	—	—
		23:16	_	_	_	_	_	_	_	_
		15:8	_	_	_	_	_	_	_	_
		7:0	DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS
0x0080	U1PWRC	31:24	_	_	_	_	_	_	_	_
		23:16	_	_	_	_		_	_	_
		15:8	_	_	_	_		_		_
		7:0	UACTPND	_		USLPGRD	USBBUSY ⁽¹⁾	_	USUSPEND	USBPWR
0x0200	U1IR	31:24	_	_		_	_	_	_	_
	-	23:16	_	_				_	_	
		15:8	_	_						
		7:0	STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF DETACHIF
0x0210	U1IE	31:24	_	_	_	_	_	_	_	_
0.0210	0.112	23:16								
		15:8								
		7:0	STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE
0x0220	U1EIR	31:24	_	_	_	_	_	_	_	_
ONOLLO	0 ILIII	23:16			_			_	_	
		15:8								
		7:0	BTSEF	BMXEF	DMAEF	BTOEF	DFN8EF	CRC16EF	CRC5EF EOFEF	PIDEF
0x0230	U1EIE	31:24	_	_	_	_	_	_	-	_
0.0200	OTELE	23:16						_	_	
		15:8			_					
		7:0		BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE
0x0240	U1STAT	31:24	_	_	_	_	_	_	_	_
		23:16	_	_	_	_	_	_	_	_
		15:8	_		_	_			_	_
		7:0		ENDP	T<3:0>	1	DIR	PPBI	_	_
0x0250	U1CON	31:24	_	_		_	_	_		_
		23:16		_	_	_	_	_	_	
		15:8	_	_	_	_	_	_	_	_
		7:0	JSTATE	SE0	PKTDIS	USBRST	HOSTEN	RESUME	PPBRST	USBEN
00000		01.01			TOKBUSY					SOFEN
0x0260	U1ADDR	31:24			_	_	_	_	_	_
		23:16	_	_	—	—	_	_	—	_
I		15:8	-	—	—	—	—	_	_	—
		7:0	LSPDEN			I	DEVADDR<6:)>		

Table 27-1: USB Register Summary

Legend:

- = unimplemented, read as '0'. Address offset values are shown in hexadecimal.

Note 1: This bit is not available on all devices. Refer to the specific device data sheet for details.

Address Offset	Register Name	Bit	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit	Bit 27/19/11/3	Bit	Bit	Bit
0x0270	U1BDTP1	Range 31:24				28/20/12/4		26/18/10/2	25/17/9/1	24/16/8/0
0x0270	OIBDIFI	23:16	_							
		15:8								_
		7:0		—	F	DTPTRL<15:9			—	
0x0280	U1FRML	31:24					_	_	_	
0x0200		23:16								
		15:8								
		7:0					L<7:0>			
0x0290	U1FRMH	31:24	_	_	_			_	_	
0x0290		23:16								
		15:8								
		7:0						_	FRMH<2:0>	_
0x02A0	U1TOK	31:24						_		, _
UXUZAU	UTIOK									
		23:16	_	_	_					_
		15:8 7:0	_	—		—	_		— <3:0>	—
000000	U1SOF								<3:0>	
0x02B0	UISOF	31:24		_	_			_		-
		23:16	_		_				_	
		15:8	—	—	_	-		—	—	—
		7:0					<7:0>			
0x02C0	U1BDTP2	31:24	_	_	_	_	_	_		—
		23:16	_	_	—	_	_	_	—	
		15:8	_	—	_	_	_	—	_	—
		7:0					RH<23:16>			T
0x02D0	U1BDTP3	31:24		—	—	—	—	—		-
		23:16	_	—	—	—	—	—	_	
		15:8	—	—	—	—	—	—	_	_
		7:0					RU<31:24>			T
0x02E0	U1CNFG1	31:24	_	—	—	—	—	—	_	
		23:16	—	—	—		—		_	
		15:8	—	—	—	—	—		_	—
		7:0	UTEYE	UOEMON	USBFRZ	USBSIDL	—	—	_	UASUSPND ⁽¹
0x0300	U1EP0	31:24	_	—	-	—	—	—	_	—
		23:16	_	—	-	—	—	—	_	—
		15:8	_	—	_	—	—	—	_	—
		7:0	LSPD	RETRYDIS	-	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x0310	U1EP1	31:24	_	—	_	—	—	_	_	—
		23:16	_	—	_	—	—	—	_	—
		15:8	—	—	—	—	—	—	_	—
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x0320	U1EP2	31:24	—	—	—	—	—	_	_	—
		23:16	—	_	—	—	_	—		—
		15:8	_	—	—	_	_	_		—
		7:0	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x0330	U1EP3	31:24	_	—	—	—	—	_	_	-
		23:16	—	—	—	—	—	_	_	-
		15:8	_	—	_	—	_	_	_	—
		7:0	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x0340	U1EP4	31:24	_	—	_	—	-	—	—	-
		23:16	_	—	_	—	—	—	_	-
		15:8	_	_	_	_	_	_	_	-
		7:0	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

Table 27-1: USB Register Summary (Continued)

Legend:

- = unimplemented, read as '0'. Address offset values are shown in hexadecimal.

Note 1: This bit is not available on all devices. Refer to the specific device data sheet for details.

Address Offset	Register Name	Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
0x0350	U1EP5	31:24	_	—	—	_	_	—	_	—
		23:16	—	—	—	—		—	—	—
		15:8	—	—	—	—		—	—	—
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
x0360	U1EP6	31:24	—	—	—	—	-	—	—	
		23:16	—	—	—	—	-	—	—	_
		15:8	_	—	—	—		-	—	_
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x0370	U1EP7	31:24	_	_	_	—	-	_	_	_
		23:16	_	—	—	—		-	—	_
		15:8	—	—	—	—		—	—	
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x0380	U1EP8	31:24	—	—	—	—		—	—	_
		23:16	—	—	—	—		—	—	
		15:8	—	—	—	—		—	—	
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x0390	U1EP9	31:24	—	—	—	—	-	—	—	
		23:16	—	—	—	—		—	—	
		15:8	—	—	—	—	_	—	—	—
		7:0	_	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x03A0	U1EP10	31:24	_	—	—	—	-	_		—
		23:16	—	—	—	—	_	—	—	—
		15:8	_	—	—	—	_	_		—
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x03B0	U1EP11	31:24	—	—	—	—		—	—	_
		23:16	—	—	—	—		—	—	
		15:8	—	—	—	—		—	—	
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x03C0	U1EP12	31:24	—	—	—	—	-	—	—	
		23:16	—	—	—	—		—	—	
		15:8	—	—	—	—	_	—	—	—
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
x03D0	U1EP13	31:24	—	—	—	—	-	—	—	
		23:16	—	—	—	—	_	—	—	—
		15:8	—	—	—	—		—	—	—
		7:0	—	—	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
x03E0	U1EP14	31:24	—	—	—	—	_	—	—	—
		23:16	_	—	—	—	—	_	—	_
		15:8	_	—	—	—	—	—	_	_
		7:0	_	—	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
0x03F0	U1EP15	31:24	_	_	_	—	—	_	—	_
		23:16	_	_	_	_	_	_	_	_
		15:8	_	—	—	—	_	_	_	_
		7:0	_	_	_	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK

 Table 27-1:
 USB Register Summary (Continued)

Legend: — = unimplemented, read as '0'. Address offset values are shown in hexadecimal.

Note 1: This bit is not available on all devices. Refer to the specific device data sheet for details.

Refer to **Section 6. "Oscillators"** (DS61112) for information on the register bits used to enable the USB PLL and/or USB FRC clock sources.

Refer to **Section 8. "Interrupts"** (DS61108) for information on the register bits used to enable and identify the USB module interrupts.

Refer to **Section 32. "Configuration"** (DS61124) for information on the configuration bits used to enable the USB PLL and set the appropriate divisor. This section also describes the bits that can be used to reclaim the USBID and VBUSON pins if the USB module will only be operated in a mode that does not require them.

r-x	-1: U1OTGIR: r-x	USB OTG Inte	r-x	r-x	r-x	r-x	r-x
_	—	_	_	_	_	_	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—				—	_	—
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
 bit 15		_		_	_		bit 8
511 15							bit t
R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	r-x	R/W/K-0
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	_	VBUSVDIF
bit 7							bit (
Legend:							
R = Readab	ole bit	W = Writable	bit	P = Programn	nable bit	r = Reserve	d bit
U = Unimple	emented bit	K = Write '1' t	o clear	-n = Bit Value	at POR: ('0', '1'	, x = unknov	wn)
bit 31-8	Reserved: W	/rite '0'; ignore i	ead				
bit 7		Change Indica					
		this bit to clear					
	1 = Change i	in ID state dete	cted				
1.10		ge in ID state d					
bit 6		Millisecond Til this bit to clear					
		cond timer has					
	0 = 1 millised	cond timer has	not expired				
bit 5	LSTATEIF: L	ine State Stable	Indicator bit				
		this bit to clear		- but different			
		state has been		s, but different	from last time		
bit 4		Activity Indicat					
		this bit to clear					
	•			has caused the	e device to wake	e-up	
L:1 0	-	as not been de		L.11			
nit K		ession Valid Cha	•	DIT			
DIL J	M/rito o '1' to '						
DIL O		tage has dropp	ed below the s	ession end leve			
	1 = VBUS vol 0 = VBUS vol	tage has dropp tage has not dr	ed below the s opped below th	he session end			
bit 3 bit 2	1 = VBUS vol 0 = VBUS vol SESENDIF: B	tage has dropp tage has not dr 3-Device Vвus	ed below the s opped below tl Change Indica	he session end			
	1 = VBUS vol 0 = VBUS vol SESENDIF: B Write a '1' to	tage has dropp tage has not dr 3-Device VBUS this bit to clear	ed below the s opped below tl Change Indica the interrupt.	he session end tor bit			
	1 = VBUS vol 0 = VBUS vol SESENDIF: F Write a '1' to 1 = A change	tage has dropp tage has not dr 3-Device Vвus	ed below the s opped below th Change Indica the interrupt. n end input wa	he session end tor bit s detected			
bit 2	1 = VBUS vol 0 = VBUS vol SESENDIF: E Write a '1' to 1 = A change 0 = No change	tage has dropp tage has not dr 3-Device VBUS this bit to clear e on the session	ed below the s opped below the Change Indica the interrupt. n end input wa on end input wa	he session end tor bit s detected			
bit 2 bit 1	1 = VBUS vol 0 = VBUS vol SESENDIF: E Write a '1' to 1 = A change 0 = No change Reserved: W	tage has dropp tage has not dr 3-Device VBUS this bit to clear e on the session ge on the session	ed below the s opped below the Change Indica the interrupt. n end input wa on end input w read	he session end tor bit s detected as detected			
	1 = VBUS vol 0 = VBUS vol SESENDIF: E Write a '1' to 1 = A change 0 = No change Reserved: W VBUSVDIF: A Write a '1' to	tage has dropp tage has not dr 3-Device VBUS this bit to clear e on the session ge on the session ge on the session	ed below the s opped below the Change Indica the interrupt. In end input wa on end input wa read Change Indica the interrupt.	he session end tor bit s detected as detected tor bit			

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	—	—	—	—		—
: 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—			—			—
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_		_	_	_	_	_	_
oit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	r-x	R/W-0
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	_	VBUSVDIE
oit 7							bit 0
_egend:							
		M = M/ritohlo	hit	P = Programr	nable bit	r = Reserve	d bit
		W = Writable		-			
R = Readat J = Unimple	emented bit			1', x = Unknow			
J = Unimple	emented bit	-n = Bit Value	at POR: ('0', ''	-			
J = Unimple bit 31-8	emented bit Reserved: W	-n = Bit Value rite '0'; ignore i	at POR: ('0', ''	-			
J = Unimple	emented bit Reserved: W IDIE: ID Interr 1 = ID interru	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled	at POR: ('0', ''	-			
J = Unimple bit 31-8 bit 7	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled	at POR: ('0', '' read	1', x = Unknow			
J = Unimple bit 31-8	Reserved: W IDIE: ID Interr 1 = ID interru 0 = ID interru T1MSECIE: 1	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti	at POR: ('0', '' read mer Interrupt E	1', x = Unknow			
J = Unimple bit 31-8 bit 7	Reserved: W IDIE: ID Interr 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled	at POR: ('0', '' read mer Interrupt E rupt enabled	1', x = Unknow			
J = Unimple bit 31-8 bit 7	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter ne State Interru interrupt enab	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6 bit 5	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter ne State Interru interrupt enab	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter ne State Interru interrupt enab	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled upt Enable bit bled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6 bit 5	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter ne State Interru e interrupt enable interrupt disal Activity Interru (interrupt enable	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled bled bled bled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 4	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Se 1 = Session V	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter ne State Interru e interrupt enable interrupt disal Activity Interru / interrupt disa	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled bled bled bled errupt Enable b enabled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 4	Reserved: W IDIE: ID Interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Se 1 = Session V 0 = Session V	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter interrupt enable interrupt disal Activity Interru / interrupt disa ssion Valid Intervipt enable	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled bled bled bled errupt Enable bit bled bled bled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state 0 = Line state 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Bus 1 = Session V 0 = Session V SESENDIE: E 1 = B-session	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter ne State Interrue e interrupt enable interrupt disal Activity Interruut / interrupt enable ssion Valid Inter valid interrupt e alid interrupt e alid interrupt enable assion Valid Inter valid interrupt e	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled bled bled errupt Enable bit bled isabled lisabled Interrupt Enab enabled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3	Reserved: W IDIE: ID Interru 0 = ID interru 1 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY 0 = ACTIVITY 0 = ACTIVITY SESVDIE: Se 1 = Session V 0 = Session V 0 = Session V 0 = B-session 0 = B-session	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond interrupt on end interrupt	at POR: ('0', '' read mer Interrupt E rupt enabled rupt enable bit bled bled bled bled bled errupt Enable bit bled bled isabled Interrupt Enab enabled disabled	1', x = Unknow			
J = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2	Reserved: W IDIE: ID Interru 1 = ID interru 0 = ID interru T1MSECIE: 1 1 = 1 millisec 0 = 1 millisec LSTATEIE: Li 1 = Line state 0 = Line state 0 = Line state ACTVIE: Bus 1 = ACTIVITY 0 = ACTIVITY SESVDIE: Se 1 = Session V 0 = Session V SESENDIE: E 1 = B-sessior 0 = B-sessior Reserved: W	-n = Bit Value rite '0'; ignore i upt Enable bit pt enabled pt disabled Millisecond Ti ond timer inter ond timer inter ne State Interru e interrupt enable interrupt disal Activity Interru / interrupt disa ssion Valid Inter valid interrupt e alid interrupt enable of the state interrupt enable a state interrupt enable / interrupt enable	at POR: ('0', '' read mer Interrupt E rupt enabled rupt disabled upt Enable bit bled bled bled errupt Enable bit bled enabled disabled disabled read	1', x = Unknow Enable bit Dit			

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 31	·	•		÷			bit 2
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	
bit 23							bit 1
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	—	—	_	—	_	_
bit 15							bit
R-0	r-x	R-0	r-x	R-0	R-0	r-x	R-0
ID		LSTATE	—	SESVD	SESEND	—	VBUSVD
bit 7							bit
Legend:							
-	bla hit	W - Writchlo k	ait	P - Program	nabla hit		d hit
R = Readal		W = Writable k		P = Program		r = Reserved	d bit
R = Readal	ble bit emented bit			P = Programr '1', x = Unknow		r = Reserved	d bit
R = Readal U = Unimpl	emented bit		at POR: ('0',	-		r = Reserved	d bit
R = Readat U = Unimpl bit 31-8	emented bit Reserved: V	-n = Bit Value	at POR: ('0',	-		r = Reserved	d bit
R = Readat U = Unimpl bit 31-8	emented bit Reserved: V ID: ID Pin St	-n = Bit Value Vrite '0'; ignore r	at POR: ('0', ead	'1', x = Unknow	n)		d bit
R = Readal U = Unimpl bit 31-8	emented bit Reserved: V ID: ID Pin St 1 = No cable	-n = Bit Value Vrite '0'; ignore r ate Indicator bit	at POR: ('0', ead a type B cable	'1', x = Unknow	n) ged into the US		d bit
R = Readal U = Unimpl bit 31-8 bit 7	emented bit Reserved: V ID: ID Pin St 1 = No cabl 0 = A "type	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a	at POR: ('0', ead a type B cable as been plugg	'1', x = Unknow	n) ged into the US		d bit
R = Readal	emented bit Reserved: V ID: ID Pin St 1 = No cabl 0 = A "type Reserved: V LSTATE: Lir	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r he State Stable Ir	at POR: ('0', ead a type B cable as been plugg ead ndicator bit	'1', x = Unknow e has been plug jed into the USE	n) ged into the US 3 receptacle	B receptacle	
R = Readat U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r he State Stable Ir e state (U1CON-	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U</se0>	'1', x = Unknow e has been plug jed into the USE 1CON <jstate< td=""><td>n) ged into the US 3 receptacle >) has been sta</td><td>B receptacle</td><td>evious 1 ms</td></jstate<>	n) ged into the US 3 receptacle >) has been sta	B receptacle	evious 1 ms
R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r he State Stable Ir e state (U1CON-	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U</se0></se0>	'1', x = Unknow e has been plug jed into the USE 1CON <jstate< td=""><td>n) ged into the US 3 receptacle >) has been sta</td><td>B receptacle</td><td>evious 1 ms</td></jstate<>	n) ged into the US 3 receptacle >) has been sta	B receptacle	evious 1 ms
R = Readat U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r he State Stable Ir e state (U1CON-	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U ead</se0></se0>	'1', x = Unknow e has been plug jed into the USE 1CON <jstate< td=""><td>n) ged into the US 3 receptacle >) has been sta</td><td>B receptacle</td><td>evious 1 ms</td></jstate<>	n) ged into the US 3 receptacle >) has been sta	B receptacle	evious 1 ms
R = Readat U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r ne State Stable Ir e state (U1CON- e state (U1CON- vrite '0'; ignore r	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U ead ator bit</se0></se0>	"1', x = Unknow e has been plug jed into the USE 1CON <jstate 1CON<jstate< td=""><td>n) ged into the US 3 receptacle >) has been sta >) has not beer</td><td>B receptacle</td><td>evious 1 ms</td></jstate<></jstate 	n) ged into the US 3 receptacle >) has been sta >) has not beer	B receptacle	evious 1 ms
R = Readat U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS VO	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r e State Stable Ir e state (U1CON- e state (U1CON- vrite '0'; ignore r ssion Valid Indica	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U ead ator bit ession Valid o</se0></se0>	"1', x = Unknow e has been plug jed into the USE 1CON <jstate 1CON<jstate< td=""><td>n) ged into the US receptacle >) has been sta >) has not beer</td><td>B receptacle</td><td>evious 1 ms</td></jstate<></jstate 	n) ged into the US receptacle >) has been sta >) has not beer	B receptacle	evious 1 ms
R = Readat U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vo 0 = VBUS vo SESEND: B	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r he State Stable Ir e state (U1CON- e state (U1CON- vrite '0'; ignore r ssion Valid Indica oltage is above S oltage is below So	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U <se0> and U ead ator bit ession Valid o dicator bit</se0></se0></se0>	"1', x = Unknow e has been plug ged into the USE 1CON <jstate 1CON<jstate 1CON<jstate< td=""><td>n) ged into the US receptacle >) has been sta >) has not beer</td><td>B receptacle</td><td>evious 1 ms</td></jstate<></jstate </jstate 	n) ged into the US receptacle >) has been sta >) has not beer	B receptacle	evious 1 ms
R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5 bit 4 bit 3	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vo SESEND: B- 1 = VBUS vo	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r he State Stable Ir e state (U1CON- e state (U1CON- vrite '0'; ignore r ssion Valid Indica oltage is above S oltage is below So	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U <se0> and U ead ator bit tession Valid o dicator bit ession Valid o</se0></se0></se0>	"1', x = Unknow e has been plug ged into the USE 1CON <jstate 1CON<jstate 1CON<jstate on the A or B de on the A or B de</jstate </jstate </jstate 	n) ged into the US receptacle >) has been sta >) has not beer	B receptacle	evious 1 ms
R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vC 0 = VBUS vC SESEND: B 1 = VBUS vC 0 = VBUS vC	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r e state Stable Ir e state (U1CON- e state (U1CON- e state (U1CON- vrite '0'; ignore r ssion Valid Indica oltage is above S oltage is below So oltage is below So oltage is above S	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U ead ator bit ession Valid of dicator bit ession Valid of dicator bit</se0></se0>	"1', x = Unknow e has been plug ged into the USE 1CON <jstate 1CON<jstate 1CON<jstate on the A or B de on the A or B de</jstate </jstate </jstate 	n) ged into the US receptacle >) has been sta >) has not beer	B receptacle	evious 1 ms
R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2 bit 2	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vC 0 = VBUS vC SESEND: Be 1 = VBUS vC 0 = VBUS vC SESEND: Be 1 = VBUS vC 0 = VBUS vC	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r he State Stable Ir e state (U1CON- e state (U1CON- vrite '0'; ignore r ssion Valid Indica bitage is above S bitage is below So -Session End Inc bitage is below So bitage is below So bitage is above S Vrite '0'; ignore r	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U <se0> and U <se0> and U ead ator bit ession Valid of dicator bit ession Valid of ession Valid of ead</se0></se0></se0></se0>	"1', x = Unknow e has been plug ged into the USE 1CON <jstate 1CON<jstate 1CON<jstate on the A or B de on the A or B de</jstate </jstate </jstate 	n) ged into the US receptacle >) has been sta >) has not beer	B receptacle	evious 1 ms
R = Readal U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 bit 3 bit 2	emented bit Reserved: V ID: ID Pin St 1 = No cable 0 = A "type Reserved: V LSTATE: Lin 1 = USB line 0 = USB line Reserved: V SESVD: Ses 1 = VBUS vC 0 = VBUS vC SESEND: Bit 1 = VBUS vC 0 = VBUS vC Reserved: V SESEND: Bit 1 = VBUS vC 0 = VBUS vC VBUSVD: A	-n = Bit Value Vrite '0'; ignore r ate Indicator bit e is attached or a A" OTG cable ha Vrite '0'; ignore r e state Stable Ir e state (U1CON- e state (U1CON- e state (U1CON- vrite '0'; ignore r ssion Valid Indica oltage is above S oltage is below So oltage is below So oltage is above S	at POR: ('0', ead a type B cable as been plugg ead ndicator bit <se0> and U <se0> and U <se0> and U <se0> and U ead ator bit ession Valid of dicator bit ession Valid of easion Valid of ead cator bit</se0></se0></se0></se0>	"1', x = Unknow e has been plug ged into the USE 1CON <jstate 1CON<jstate 1CON<jstate on the A or B de on the A or B de on the B device on the B device</jstate </jstate </jstate 	n) ged into the US receptacle >) has been sta >) has not beer	B receptacle	evious 1 ms

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	—	—	_	_	—	—
it 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_	—				—	—
bit 23							bit 16
	m \/	F \/	8 .17	F 1/	5 \/	5 \/	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
 bit 15	_		_	_	_	_	bit 8
JIC 10							Dit C
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
DPPULUP	DMPULUP	DPPULDWN	DMPULDWN	VBUSON	OTGEN	VBUSCHG	VBUSDIS
oit 7			11				bit (
R = Readable	ebit	W = Writable	DIL	P = Programm		r = Reserved	DIL
J = Unimplei	mented bit	-n = Bit Value	e at POR: ('0', '1'	, x = Unknowr	n)		
				, x = Unknowr	n)		
bit 31-8	Reserved: W	-n = Bit Value /rite '0'; ignore 0+ Pull-Up Ena	read	, x = Unknowr	1)		
bit 31-8 bit 7	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data	/rite '0'; ignore)+ Pull-Up Ena ine pull-up res ine pull-up res	read ble bit istor is enabled istor is disabled	, x = Unknowr	n)		
J = Unimpler bit 31-8 bit 7 bit 6	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D	/rite '0'; ignore)+ Pull-Up Ena line pull-up res line pull-up res)- Pull-Up Ena	read ble bit istor is enabled istor is disabled ble bit	, x = Unknowr	n)		
bit 31-8 bit 7	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data li	/rite '0'; ignore)+ Pull-Up Ena ine pull-up res ine pull-up res)- Pull-Up Ena ne pull-up resi	read ble bit istor is enabled istor is disabled	, x = Unknowr	n)		
bit 31-8 bit 7 bit 6	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data li 0 = D- data li	/rite '0'; ignore)+ Pull-Up Ena ine pull-up res ine pull-up res)- Pull-Up Ena ne pull-up resi	read ble bit istor is enabled istor is disabled ble bit istor is enabled istor is disabled	, x = Unknowr	n)		
bit 31-8 bit 7	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data li 0 = D- data li DPPULDWN 1 = D+ data	rite '0'; ignore)+ Pull-Up Ena ine pull-up res ine pull-up res D- Pull-Up Ena ne pull-up res ne pull-up res : D+ Pull-Down ine pull-down	read ble bit istor is enabled istor is disabled ble bit istor is enabled istor is disabled	əd)		
bit 31-8 bit 7 bit 6	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data li 0 = D- data li DPPULDWN: 1 = D+ data 0 = D+ data	rite '0'; ignore)+ Pull-Up Ena line pull-up res line pull-up res)- Pull-Up Ena ne pull-up res ine pull-up res : D+ Pull-Down line pull-down ine pull-down : D- Pull-Dowr	read ble bit istor is enabled istor is disabled ble bit istor is enabled stor is disabled n Enable bit resistor is enable resistor is disabl	ed)		
bit 31-8 bit 7 bit 6 bit 5	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data li DPPULDWN 1 = D+ data 0 = D+ data DMPULDWN 1 = D- data li DMPULDWN 1 = D- data li	rite '0'; ignore)+ Pull-Up Ena line pull-up res line pull-up res)- Pull-Up Ena ne pull-up res ine pull-up res ine pull-down line pull-down : D- Pull-Dowr ne pull-down r	read ble bit istor is enabled istor is disabled ble bit stor is enabled stor is disabled n Enable bit resistor is enable resistor is disabled	ed ed vd)		
oit 31-8 oit 7 oit 6 oit 5 oit 4	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data 0 = D- data 0 = D+ data 0 = D- data	rite '0'; ignore + Pull-Up Ena ine pull-up res ine pull-up res - Pull-Up Ena ne pull-up res : D+ Pull-Down ine pull-down ine pull-down ne pull-down r ne pull-down r	read ble bit istor is enabled istor is disabled ble bit stor is enabled stor is disabled n Enable bit resistor is enable n Enable bit esistor is enable	ed ed vd)		
bit 31-8 bit 7 bit 6 bit 5 bit 4	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data 0 = D- data 0 = D+ data 0 = D- data 1 = VBUSON: VE 1 = VBUS line	rite '0'; ignore + Pull-Up Ena ine pull-up res ine pull-up res - Pull-Up Ena ne pull-up res : D+ Pull-Down ine pull-down ine pull-down ne pull-down r ne pull-down r	read ble bit istor is enabled istor is disabled ble bit stor is enabled istor is disabled n Enable bit resistor is disable n Enable bit resistor is enable esistor is enable bit	ed ed vd)		
bit 31-8 bit 7 bit 6 bit 5	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data 0 = D- data 0 = D+ data 0 = D- data 0 = D- data 1 = D- data 0 = D- data 0 = D- data 0 = D- data 1 = VBUS line 0 = VBUS line 0 = VBUS line	rite '0'; ignore + Pull-Up Ena ine pull-up res ine pull-up res - Pull-Up Ena ne pull-up res : D+ Pull-Down ine pull-down ine pull-down : D- Pull-Dowr ne pull-down r ne pull-down r sus Power-on la is powered	read ble bit istor is enabled istor is disabled ble bit stor is enabled stor is disabled n Enable bit resistor is enable resistor is enable esistor is enable bit esistor is disable bit	ed ed vd)		
oit 31-8 oit 7 oit 6 oit 5 oit 4 oit 3	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data 1 = D- data 1 = D- data 0 = D- data 0 = D+ data 0 = D- data 0 = VBUSON: VE 1 = VBUS line 0 = VBUS line OTGEN: OTC 1 = DPPULUU	(rite '0'; ignore b+ Pull-Up Ena ine pull-up res ine pull-up res D- Pull-Up Ena ne pull-up res ne pull-up res : D+ Pull-Down ine pull-down ine pull-down r ne pull-down r sus Power-on l e is powered a is not powere Functionality IP, DMPULUP,	read ble bit istor is enabled istor is disabled ble bit stor is enabled stor is disabled n Enable bit resistor is enable resistor is enable esistor is enable bit esistor is disable bit	ed ed ed ed	N bits are und		
oit 31-8 oit 7 oit 6 oit 5 oit 4 oit 3	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data 0 = D- data 0 = D+ data 0 = D- data 1 = D- data 0 = VBUS 1 = VBUS 1 = VBUS 0 = VBUS 0 = DPPULU	rite '0'; ignore + Pull-Up Ena- line pull-up res- line pull-up res- pe pull-up res- ne pull-up res- ne pull-up res- top Pull-Down ine pull-down re- ne pull-down re- sus Power-on le is powered is not powered Functionality IP, DMPULUP, /BUS Charge E	read ble bit istor is enabled istor is disabled ble bit stor is enabled stor is disabled n Enable bit resistor is enable resistor is enable resistor is enable bit esistor is disable bit Enable bit DPPULDWN an DPPULDWN an	ed ed ed ed nd DMPULDWI	N bits are und		
it 31-8 it 7 it 6 it 5 it 4 it 3 it 2	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data DMPULUP: D 1 = D- data 0 = D- data 0 = D+ data 0 = D- data 0 = D+ data 0 = D- data 0 = VBUS 1 = VBUS 0 = DPPULU 0 = DPPULU	rite '0'; ignore + Pull-Up Ena- ine pull-up res- ine pull-up res- per pull-up res- ne pull-up res- ne pull-up res- top Pull-Down ine pull-down re- ne pull-down re- pull-down re- sus Power-on la- is powered is not powered Functionality P, DMPULUP, /BUS Charge E- is charged th	read ble bit istor is enabled istor is disabled ble bit istor is enabled istor is enabled istor is disabled in Enable bit resistor is enable resistor is enable bit resistor is disable bit ed Enable bit DPPULDWN an DPPULDWN an	ed ed ed ad DMPULDWI ad DMPULDWI	N bits are und		
oit 31-8 oit 7 oit 6 oit 5 oit 4 oit 3	Reserved: W DPPULUP: D 1 = D+ data 0 = D+ data 1 = D- data 1 = D- data 0 = D+ data 0 = D- data 1 = D+ data 0 = D- data 0 = VBUS line 0 = DPPULU 0 = DPPULU 0 = DPPULU VBUSCHG: N 1 = VBUS line 0 = VBUS line 0 = VBUS line	rite '0'; ignore + Pull-Up Ena- ine pull-up res- ine pull-up res- per pull-up res- ne pull-up res- ne pull-up res- top Pull-Down ine pull-down re- ne pull-down re- pull-down re- sus Power-on la- is powered is not powered Functionality P, DMPULUP, /BUS Charge E- is charged th	read ble bit istor is enabled istor is disabled ble bit stor is enabled stor is disabled n Enable bit resistor is enable resistor is enable bit esistor is enable bit esistor is disable bit DPPULDWN ar DPPULDWN ar inable bit rough a pull-up r	ed ed ed ad DMPULDWI ad DMPULDWI	N bits are und		

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	_	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—		—	
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	_	—	—	—	—	—
bit 15							bit 8
R-0	r-x	r-x	R/W-0	R/W-0	r-x	R/W-0	R/W-0
UACTPND		_	USLPGRD	USBBUSY ⁽¹⁾	_	USUSPEND	USBPWR
bit 7							bit (
Legend:							
R = Readab	le bit	W = Writabl	e bit	P = Programm	able bit	r = Reserved b	bit
U = Unimple	emented bit	-n = Bit Valu	e at POR: ('0', '1	1'. x = Unknown	l)		
U = Unimple	emented bit	-n = Bit Valu	ie at POR: ('0', '1	1', x = Unknown)		
	emented bit Reserved: W			1', x = Unknown)		
U = Unimple bit 31-8 bit 7		/rite '0'; ignore	e read	1', x = Unknown)		
bit 31-8	Reserved: W UACTPND: L 1 = USB bus	/rite '0'; ignore JSB Activity F activity has b	e read Pending bit been detected; b		<u>.</u>	has not been gen	erated yet
bit 31-8 bit 7	Reserved: W UACTPND: L 1 = USB bus 0 = An intern	/rite '0'; ignore JSB Activity F activity has t upt is not pen	e read Pending bit been detected; b ding		<u>.</u>	has not been gen	erated yet
bit 31-8 bit 7 bit 6-5	Reserved: W UACTPND: L 1 = USB bus 0 = An interro Reserved: W	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore	e read Pending bit been detected; b ding e read		<u>.</u>	has not been gen	erated yet
bit 31-8	Reserved: W UACTPND: L 1 = USB bus 0 = An interro Reserved: W USLPGRD: L	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En	e read Pending bit been detected; b ding e read try Guard bit	ut an interrupt is	pending, it		erated yet
bit 31-8 bit 7 bit 6-5	Reserved: W UACTPND: L 1 = USB bus 0 = An interro Reserved: W USLPGRD: L 1 = Sleep en	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked	e read Pending bit been detected; b ding e read try Guard bit if USB bus activ	ut an interrupt is rity is detected o	pending, it		erated yet
bit 31-8 bit 7 bit 6-5	Reserved: W UACTPND: L 1 = USB bus 0 = An interru Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mode	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep ent	ut an interrupt is rity is detected o	pending, it		erated yet
bit 31-8 bit 7 bit 6-5 bit 4	Reserved: W UACTPND: L 1 = USB bus 0 = An interro Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep ent	ut an interrupt is rity is detected o ry	s pending, it		erated yet
bit 31-8 bit 7 bit 6-5 bit 4	Reserved: W UACTPND: L 1 = USB bus 0 = An intern Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L 1 = USB mod	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o	e read Pending bit been detected; b ding e read try Guard bit if USB bus activ block Sleep ent Busy bit ⁽¹⁾	ut an interrupt is rity is detected o ry not ready to be e	s pending, it		erated yet
bit 31-8 bit 7 bit 6-5 bit 4	Reserved: W UACTPND: L 1 = USB bus 0 = An interror Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L 1 = USB mod 0 = USB mod 0 = USB mod	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o lule is not active /hen USBPWI	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep ent Busy bit ⁽¹⁾ or disabled, but r	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status	pending, it or if a notifica enabled from all oth		
bit 31-8 bit 7 bit 6-5 bit 4 bit 3	Reserved: W UACTPND: L 1 = USB bus 0 = An intern Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L 1 = USB mod 0 = USB mod 0 = USB mod 0 = USB mod 1 = USB mod 0 = USB mod	Arite '0'; ignore JSB Activity F activity has b upt is not pen Arite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active of lule is not active all USB module	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep enti Busy bit ⁽¹⁾ or disabled, but r we and is ready R = 0 and USBB ule registers prov	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status	pending, it or if a notifica enabled from all oth	ation is pending	
bit 31-8 bit 7 bit 6-5 bit 4 bit 3 bit 2	Reserved: W UACTPND: L 1 = USB bus 0 = An intern Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L 1 = USB mod 0 = USB mod Note: W to Reserved: W	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o lule is not active fule is not active all USB module /rite '0'; ignore	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep ent Busy bit ⁽¹⁾ or disabled, but r ve and is ready R = 0 and USBB ule registers pro-	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status	pending, it or if a notifica enabled from all oth	ation is pending	
bit 31-8 bit 7 bit 6-5 bit 4	Reserved: W UACTPND: L 1 = USB bus 0 = An interred Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L 1 = USB mod 0 = USB mod Note: W to W USUSPEND:	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o lule is not acti 'hen USBPWF all USB mode /rite '0'; ignore	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep ent Busy bit ⁽¹⁾ or disabled, but r ve and is ready R = 0 and USBB ule registers pro-	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status duce undefined	pending, it or if a notifica enabled from all oth	ation is pending	
bit 31-8 bit 7 bit 6-5 bit 4 bit 3 bit 2	Reserved: W UACTPND: L 1 = USB bus 0 = An interru Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L 1 = USB mod 0 = USB mod Note: W to Reserved: W USUSPEND: 1 = USB mod	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o lule is not acti /hen USBPWF all USB modi /rite '0'; ignore USB Suspen dule is placed MHz USB cloo	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep enti Busy bit ⁽¹⁾ or disabled, but r ve and is ready R = 0 and USBB ule registers pro- e read in Suspend mod ck will be gated of	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status duce undefined de	pending, it or if a notifica enabled from all oth results.	ation is pending	alid and write
bit 31-8 bit 7 bit 6-5 bit 4 bit 3 bit 2 bit 1	Reserved: W UACTPND: L 1 = USB bus 0 = An intern Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod 1 = USB mod 1 = USB mod 0 = USB mod Note: W to Reserved: W USUSPEND: 1 = USB mod (The 48 f	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o lule is not active all USB modul /rite '0'; ignore USB Suspen dule is placed MHz USB cloo dule operates	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep enti- Busy bit ⁽¹⁾ or disabled, but r ve and is ready R = 0 and USBB ule registers pro- e read ad Mode bit in Suspend mode ck will be gated of normally	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status duce undefined de	pending, it or if a notifica enabled from all oth results.	ation is pending er registers is inva	alid and write
bit 31-8 bit 7 bit 6-5 bit 4 bit 3 bit 2	Reserved: W UACTPND: L 1 = USB bus 0 = An intern Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod USBBUSY: L 1 = USB mod 0 = USB mod Note: W to Reserved: W USUSPEND: 1 = USB mod 0 = USB mod 0 = USB mod 0 = USB mod	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o lule is not acti /hen USBPWF all USB modi /rite '0'; ignore USB Suspen dule is placed MHz USB cloo dule operates SB Operation	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep ent Busy bit ⁽¹⁾ or disabled, but r ve and is ready R = 0 and USBB ule registers pro- e read in Suspend mode ck will be gated of normally Enable bit	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status duce undefined de	pending, it or if a notifica enabled from all oth results.	ation is pending er registers is inva	alid and write
bit 31-8 bit 7 bit 6-5 bit 4 bit 3 bit 2 bit 1	Reserved: W UACTPND: L 1 = USB bus 0 = An intern Reserved: W USLPGRD: L 1 = Sleep en 0 = USB mod 0 = USB mod 0 = USB mod Note: W to Reserved: W USUSPEND: 1 = USB mod (The 48 f 0 = USB mod 0 = USB mod	/rite '0'; ignore JSB Activity F activity has b upt is not pen /rite '0'; ignore JSB Sleep En try is blocked dule does not JSB Module E lule is active o lule is not active all USB module /rite '0'; ignore USB Suspen dule is placed MHz USB cloo dule operates SB Operation dule is turned dule is disable	e read Pending bit peen detected; b ding e read try Guard bit if USB bus activ block Sleep entr Busy bit ⁽¹⁾ or disabled, but r ve and is ready R = 0 and USBB ule registers pro- e read ad Mode bit in Suspend mode ck will be gated of normally Enable bit on ed	ut an interrupt is vity is detected o ry not ready to be e to be enabled USY = 1, status duce undefined de off. The transcei	e pending, it or if a notificatenabled from all oth results.	ation is pending er registers is inva	alid and write

Note 1: This bit is not available on all devices. Refer to the specific device data sheet for details.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_		_	_	— —	_	_	— —
oit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_		_	_		_		_
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	—	—	_
bit 15							bit 8
R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/K-0	R/W/K-0
	(4)			(2)		(0)	URSTIF ⁽⁵⁾
STALLIF	ATTACHIF ⁽¹⁾	RESUMEIF ⁽²⁾	IDLEIF	TRNIF ⁽³⁾	SOFIF	UERRIF ⁽⁴⁾	DETACHIF ⁽⁶⁾
bit 7							bit 0
							Dit 0
Legend:							
R = Readab	le hit	W = Writable bi	it	P = Programn	aable bit	r = Reserved	hit
			it i	r – riogramm			DI
U = Unimple	mented hit	K = Write '1' to	clear	-n = Bit Value	at POR: (0_1	x = unknown	
U = Unimple	emented bit	K = Write '1' to	clear	-n = Bit Value	at POR: (0, 1,	x = unknown)	
				-n = Bit Value	at POR: (0, 1,	x = unknown)	
bit 31-8	Reserved: W	rite '0'; ignore re	ad	-n = Bit Value	at POR: (0, 1,	x = unknown)	
bit 31-8	Reserved: W STALLIF: ST/	rite '0'; ignore re ALL Handshake	ead Interrupt bit	-n = Bit Value	at POR: (0, 1,	x = unknown)	
	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL ha	ead Interrupt bit ne interrupt. andshake was	received during	g the handshal	ke phase of the	
bit 31-8	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL ha de a STALL hand	ead Interrupt bit ne interrupt. andshake was dshake was tra	received during	g the handshal	ke phase of the	
bit 31-8 bit 7	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL ha de a STALL hand andshake has no	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent	received during	g the handshal	ke phase of the	
U = Unimple bit 31-8 bit 7 bit 6	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL ha de a STALL hand andshake has no eripheral Attach	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾	received during	g the handshal	ke phase of the	
bit 31-8 bit 7	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL han andshake has no eripheral Attach his bit to clear th	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt.	received during ansmitted durin	g the handshał g the handsha	ke phase of the	
bit 31-8 bit 7	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL ha de a STALL hand andshake has no eripheral Attach	ead Interrupt bit andshake was dshake was tra bt been sent Interrupt bit ⁽¹⁾ ne interrupt. as detected by	received during ansmitted durin the USB modu	g the handshał g the handsha	ke phase of the	
bit 31-8 bit 7	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL ha de a STALL hand andshake has no eripheral Attach his bit to clear th al attachment wa	ead Interrupt bit andshake was dshake was tra bt been sent Interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected	received during ansmitted durin the USB modu	g the handshał g the handsha	ke phase of the	
bit 31-8 bit 7 bit 6	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL had andshake has no eripheral Attach his bit to clear th al attachment wa al attachment wa	ead Interrupt bit ne interrupt. andshake was dshake was tra bt been sent Interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected it bit ⁽²⁾	received during ansmitted durin the USB modu	g the handshał g the handsha	ke phase of the	
bit 31-8 bit 7 bit 6	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL hand andshake has no eripheral Attach his bit to clear th al attachment wa Resume Interrup his bit to clear th s observed on th	ead Interrupt bit ne interrupt. andshake was dshake was tra bt been sent Interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected of bit ⁽²⁾ ne interrupt.	received during ansmitted durin the USB modu	g the handshał g the handsha	ke phase of the	
bit 31-8 bit 7 bit 6 bit 5	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL had andshake has no eripheral Attach his bit to clear th al attachment wa al attachment wa Resume Interrup his bit to clear th s observed on th s not observed	ead Interrupt bit andshake was dshake was tra bit been sent Interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected bit ⁽²⁾ ne interrupt. e D+ or D- pin	received during ansmitted durin the USB modu	g the handshał g the handsha	ke phase of the	
bit 31-8 bit 7 bit 6	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL han de a STALL han andshake has no eripheral Attach his bit to clear th al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected bit bit ⁽²⁾ ne interrupt. e D+ or D- pin	received during ansmitted durin the USB modu	g the handshał g the handsha	ke phase of the	
bit 31-8 bit 7 bit 6 bit 5	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is IDLEIF: Idle D Write a '1' to t	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL han andshake has no eripheral Attach his bit to clear th al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b his bit to clear th	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt.	received during ansmitted durin the USB modu d	g the handshak g the handsha le	ke phase of the	
bit 31-8 bit 7 bit 6 bit 5	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is 0 = K-State is 1DLEIF: Idle D Write a '1' to t 1 = Idle cond	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL han de a STALL han andshake has no eripheral Attach his bit to clear th al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st	received during ansmitted durin the USB modu d	g the handshak g the handsha le	ke phase of the	
bit 31-8 bit 7 bit 6 bit 5	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is 0 = K-State is 1DLEIF: Idle D Write a '1' to t 1 = Idle cond	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL had andshake has no eripheral Attach his bit to clear th al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b his bit to clear th ition detected (c	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st	received during ansmitted durin the USB modu d	g the handshak g the handsha le	ke phase of the	
bit 31-8 bit 7 bit 6 bit 5 bit 4	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is IDLEIF: Idle D Write a '1' to t 1 = Idle cond 0 = No Idle co	rite '0'; ignore re ALL Handshake his bit to clear th ode a STALL had andshake has no eripheral Attach his bit to clear th al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b his bit to clear th ition detected (c	ead Interrupt bit ne interrupt. andshake was dshake was tra bit been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st d EN bit is set (se	received during ansmitted durin the USB modu to for 2.5 µs ate of 3 ms or r	g the handshał g the handsha le	ke phase of the	e transaction
bit 31-8 bit 7 bit 6 bit 5 bit 4	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is 0 = K-State is 1DLEIF: Idle D Write a '1' to t 1 = Idle cond 0 = No Idle co This bit is valid o and the current b	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL hand andshake has no eripheral Attach his bit to clear th al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt to his bit to clear th ition detected (condition detected nly if the HOSTE	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st d EN bit is set (se SE0.	received during ansmitted durin the USB modu to for 2.5 µs ate of 3 ms or r	g the handshał g the handsha le nore) 11), there is no	ke phase of the	e transaction
bit 31-8 bit 7 bit 6 bit 5 bit 4 Note 1:	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is IDLEIF: Idle D Write a '1' to t 1 = Idle cond 0 = No Idle co This bit is valid o and the current I	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL hand andshake has no eripheral Attach his bit to clear th al attachment wa al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b his bit to clear th ition detected (condition detected pondition detected condition detected	ead Interrupt bit andshake was dshake was tra- bit been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected by as not detected bit bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st d EN bit is set (se SE0. s interrupt sho	received during ansmitted durin the USB modu to for 2.5 µs ate of 3 ms or r ee Register 27 uld be disabled	g the handshał g the handsha le nore) 11), there is no	ke phase of the	e transaction
bit 31-8 bit 7 bit 6 bit 5 bit 4 Note 1:	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is IDLEIF: Idle D Write a '1' to t 1 = Idle cond 0 = No Idle co This bit is valid o and the current I When not in Sus Clearing this bit	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL hand de a STALL hand andshake has no eripheral Attach his bit to clear th al attachment wa al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt to his bit to clear th ition detected (c ondition detected condition detected bus state is not s spend mode, this	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected by t bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st d EN bit is set (se SE0. s interrupt sho TAT FIFO to a	received during ansmitted durin the USB modu d for 2.5 µs ate of 3 ms or r ee Register 27-7 uld be disabled dvance.	g the handshak g the handsha le nore) 11), there is no	ke phase of the	e transaction
bit 31-8 bit 7 bit 6 bit 5 bit 4 Note 1:	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is IDLEIF: Idle D Write a '1' to t 1 = Idle cond 0 = No Idle co This bit is valid o and the current I When not in Sus Clearing this bit	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL hand andshake has no eripheral Attach his bit to clear th al attachment wa al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b his bit to clear th ition detected (c ondition detected condition detected bus state is not s spend mode, this will cause the S	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected by t bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st d EN bit is set (se SE0. s interrupt sho TAT FIFO to a	received during ansmitted durin the USB modu d for 2.5 µs ate of 3 ms or r ee Register 27-7 uld be disabled dvance.	g the handshak g the handsha le nore) 11), there is no	ke phase of the	e transaction
bit 31-8 bit 7 bit 6 bit 5 bit 4 Note 1:	Reserved: W STALLIF: STA Write a '1' to t 1 = In Host m In Device mod 0 = STALL ha ATTACHIF: P Write a '1' to t 1 = Periphera 0 = Periphera RESUMEIF: F Write a '1' to t 1 = K-State is 0 = K-State is IDLEIF: Idle D Write a '1' to t 1 = Idle cond 0 = No Idle co This bit is valid o and the current I When not in Sus Clearing this bit	rite '0'; ignore re ALL Handshake his bit to clear th node a STALL hand andshake has no eripheral Attach his bit to clear th al attachment wa al attachment wa Resume Interrup his bit to clear th s observed on th s not observed Detect Interrupt b his bit to clear th ition detected (c ondition detected condition detected bus state is not s spend mode, this will cause the S	ead Interrupt bit ne interrupt. andshake was dshake was tra ot been sent Interrupt bit ⁽¹⁾ ne interrupt bit ⁽¹⁾ ne interrupt. as detected by as not detected by t bit ⁽²⁾ ne interrupt. e D+ or D- pin bit ne interrupt. onstant Idle st d EN bit is set (se SE0. s interrupt sho TAT FIFO to a	received during ansmitted durin the USB modu d for 2.5 µs ate of 3 ms or r ee Register 27-7 uld be disabled dvance.	g the handshak g the handsha le nore) 11), there is no	ke phase of the	e transaction

Register	27-6: U1IR: USB Interrupt Register (Continued)
bit 3	TRNIF: Token Processing Complete Interrupt bit ⁽³⁾
	Write a '1' to this bit to clear the interrupt.
	1 = Processing of current token is complete; a read of the U1STAT register will provide endpoint information
	0 = Processing of current token not complete
bit 2	SOFIF: SOF Token Interrupt bit
	Write a '1' to this bit to clear the interrupt.
	1 = SOF token received by the peripheral or the SOF threshold reached by the host
	0 = SOF token was not received nor threshold reached
bit 1	UERRIF: USB Error Condition Interrupt bit ⁽⁴⁾
	Write a '1' to this bit to clear the interrupt.
	1 = Unmasked error condition has occurred
	0 = Unmasked error condition has not occurred
bit 0	URSTIF: USB Reset Interrupt bit (Device mode) ⁽⁵⁾
	1 = Valid USB Reset has occurred
	0 = No USB Reset has occurred
	DETACHIF: USB Detach Interrupt bit (Host mode) ⁽⁶⁾
	1 = Peripheral detachment was detected by the USB module
	0 = Peripheral detachment was not detected

- Note 1: This bit is valid only if the HOSTEN bit is set (see Register 27-11), there is no activity on the USB for 2.5 μs, and the current bus state is not SE0.
 - **2:** When not in Suspend mode, this interrupt should be disabled.
 - **3:** Clearing this bit will cause the STAT FIFO to advance.
 - 4: Only error conditions enabled through the U1EIE register will set this bit.
 - 5: Device mode.
 - 6: Host mode.

— t 31 r-x —	_	—						
				—	—	—	—	
r-x							bit 24	
_	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
					_			
t 23							bit 16	
r v	r v	r v	r v	r v	r v	rv	r y	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
 t 15	_		_	_	_	_	bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STALLIE	ATTACHIE	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE ⁽²⁾	G G
							DETACHIE ⁽³⁾	
t 7							bit 0	(e)
= Unimplen		rite '0'; ignore r		1', x = Unknow	,			
t 7		ALL Handshake		abla hit				
. /	1 = STALL in	terrupt enabled						
t 6		terrupt disabled						
10	1 = ATTACH	interrupt enable	ed					
t 5		RESUME Interr		t				
	1 = RESUME	interrupt enab interrupt disab	ed					
t 4		Detect Interrupt						
	1 = Idle interr 0 = Idle interr							
t 3		n Processing Co	mplete Interr	upt Enable bit				
		terrupt enabled terrupt disabled						
	SOFIE: SOF	Token Interrupt	Enable bit					
t 2		terrupt enabled						
: 2		terrupt disabled						
t 2 t 1	0 = SOFIF in	terrupt disabled B Error Interrup						

- 2: Device mode.
- 3: Host mode.

U1IE: USB Interrupt Enable Register⁽¹⁾ (Continued) Register 27-7: bit 0

- URSTIE: USB Reset Interrupt Enable bit⁽²⁾
 - 1 = URSTIF interrupt enabled
 - 0 = URSTIF interrupt disabled
- DETACHIE: USB Detach Interrupt Enable bit⁽³⁾
- 1 = DATTCHIF interrupt enabled
- 0 = DATTCHIF interrupt disabled
- Note 1: For an interrupt to propagate to the USBIF (IFS1<25>), the UERRIE bit (U1IE<1>) must be set.
 - 2: Device mode.
 - 3: Host mode.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	—		—	—	
oit 31		•					bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_		—	—	—	—	—	
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
 bit 15	_	_				_	 bit 8
DIL 15							DILO
R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/W/K-0	R/W-0	R/W-0
			(0)			CRC5EF ^(3,4)	
BTSEF	BMXEF	DMAEF ⁽¹⁾	BTOEF ⁽²⁾	DFN8EF	CRC16EF	EOFEF ⁽⁵⁾	PIDEF
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	P = Programn	nable bit	r = Reserved b	bit
R = Readab U = Unimple		W = Writable K K = Write '1' te		-		r = Reserved b ', x = unknown)	
				-			
	emented bit		o clear	-			
U = Unimple	Reserved: W BTSEF: Bit S	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b	o clear read bit	-			
U = Unimple bit 31-8	Reserved: W BTSEF: Bit S Write a '1' to	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear	o clear read bit the interrupt.	-			
U = Unimple bit 31-8	Reserved: W BTSEF: Bit S Write a '1' to	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b	o clear read bit the interrupt.	-			
U = Unimple bit 31-8	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b	o clear read bit the interrupt. bit stuff error	-			
U = Unimple bit 31-8 bit 7	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b iccepted Matrix Error Fla this bit to clear	o clear read bit the interrupt. bit stuff error ag bit the interrupt.	-n = Bit Value	at POR: ('0', '1	', x = unknown))
U = Unimple bit 31-8 bit 7	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b iccepted Matrix Error Fla this bit to clear e address, of th	o clear read bit the interrupt. bit stuff error ag bit the interrupt.	-n = Bit Value	at POR: ('0', '1)
U = Unimple bit 31-8 bit 7	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b iccepted Matrix Error Flag this bit to clear e address, of the	o clear read bit the interrupt. bit stuff error ag bit the interrupt.	-n = Bit Value	at POR: ('0', '1	', x = unknown))
U = Unimple bit 31-8 bit 7	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b iccepted Matrix Error Flag this bit to clear e address, of the eass error	o clear read bit the interrupt. bit stuff error ag bit the interrupt. ne BDT, or the	-n = Bit Value	at POR: ('0', '1	', x = unknown))
U = Unimple bit 31-8 bit 7 bit 6	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b iccepted Matrix Error Flag this bit to clear e address, of the	o clear read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1)	-n = Bit Value	at POR: ('0', '1	', x = unknown))
U = Unimple bit 31-8 bit 7 bit 6	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to 1 = USB DM	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b iccepted Matrix Error Flag this bit to clear e address, of th ess error A Error Flag bit this bit to clear A Error Flag bit	o clear read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1) the interrupt.	-n = Bit Value	at POR: ('0', '1	', x = unknown))
U = Unimple bit 31-8 bit 7 bit 6	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b iccepted Matrix Error Flag this bit to clear e address, of th ess error A Error Flag bit this bit to clear A Error Flag bit	o clear read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1) the interrupt.	-n = Bit Value	at POR: ('0', '1	', x = unknown))
U = Unimple bit 31-8 bit 7 bit 6 bit 5	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to 1 = USB DM 0 = No DMA	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b inccepted Matrix Error Flag this bit to clear e address, of th ess error A Error Flag bit this bit to clear A Error Flag bit this bit to clear A error condition error	o clear read bit the interrupt. bit stuff error ag bit the interrupt. ne BDT, or the (1) the interrupt. on detected	-n = Bit Value	at POR: ('0', '1	', x = unknown)) a BDT entry,
U = Unimple bit 31-8 bit 7 bit 6 bit 5 Note 1:	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to 1 = USB DM 0 = No DMA	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b ccepted Matrix Error Flag this bit to clear e address, of th ess error A Error Flag bit this bit to clear A error conditio error or occurs when t	o clear read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1) the interrupt. on detected	-n = Bit Value address of an	at POR: ('0', '1 individual buffe	', x = unknown)) a BDT entry, to service the
U = Unimple bit 31-8 bit 7 bit 6 bit 5 Note 1:	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to 1 = USB DM 0 = No DMA	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b ccepted Matrix Error Flag this bit to clear e address, of th A Error Flag bit this bit to clear A Error Flag bit this bit to clear A error condition error or occurs when the for memory, the state of the state of the the state of the state of the state of the state of the s	read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1) the interrupt. on detected the module's re- resulting in an	-n = Bit Value address of an equest for the D overflow or und	at POR: ('0', '1 individual buffe MA bus is not lerflow conditio	', x = unknown) er pointed to by granted in time f n, and/or the all) a BDT entry, to service the
U = Unimple bit 31-8 bit 7 bit 6 bit 5 Note 1:	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to 1 = USB DM 0 = No DMA This type of error module's demar size is not suffici	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b inccepted Matrix Error Flag this bit to clear e address, of th ess error A Error Flag bit this bit to clear A Error Flag bit this bit to clear A error condition error or occurs when the ient to store the	read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1) the interrupt. on detected the module's re- resulting in an o	-n = Bit Value address of an equest for the D overflow or und packet causing	at POR: ('0', '1 individual buffe MA bus is not lerflow conditio g it to be trunca	', x = unknown) er pointed to by granted in time f n, and/or the all) a BDT entry, to service the located buffer
U = Unimple bit 31-8 bit 7 bit 6 bit 5 Note 1: 2: 3:	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to 1 = USB DM 0 = No DMA This type of error module's demar size is not suffic This type of error has elapsed.	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b ccepted Matrix Error Flag this bit to clear e address, of th A Error Flag bit this bit to clear A Error Flag bit this bit to clear A error condition error or occurs when the ient to store the or occurs when	read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1) the interrupt. on detected the module's re- resulting in an of received data in more than 16	-n = Bit Value address of an equest for the D overflow or und packet causing 6-bit-times of Io	at POR: ('0', '1 individual buffe MA bus is not lerflow conditio j it to be trunca dle from the pr	', x = unknown) er pointed to by granted in time t n, and/or the all ted.) a BDT entry, to service the located buffer Packet (EOP)
U = Unimple bit 31-8 bit 7 bit 6 bit 5 Note 1: 2: 3:	Reserved: W BTSEF: Bit S Write a '1' to 1 = Packet r 0 = Packet a BMXEF: Bus Write a '1' to 1 = The bas is invalid 0 = No addre DMAEF: DM Write a '1' to 1 = USB DM 0 = No DMA This type of error module's demar size is not suffic This type of error has elapsed.	K = Write '1' to /rite '0'; ignore r Stuff Error Flag b this bit to clear ejected due to b ccepted Matrix Error Flag this bit to clear e address, of th A Error Flag bit this bit to clear A Error Flag bit this bit to clear A error condition error or occurs when the ient to store the or occurs when	read bit the interrupt. bit stuff error ag bit the interrupt. he BDT, or the (1) the interrupt. on detected the module's re- resulting in an of received data in more than 16	-n = Bit Value address of an equest for the D overflow or und packet causing 6-bit-times of Io	at POR: ('0', '1 individual buffe MA bus is not lerflow conditio j it to be trunca dle from the pr	', x = unknown) er pointed to by granted in time t n, and/or the all ted. evious End-of-F) a BDT entry, to service the located buffer Packet (EOP)

Register 27	7-8: U1EIR: USB Error Interrupt Status Register (Continued)
bit 4	BTOEF: Bus Turnaround Time-Out Error Flag bit ⁽²⁾ Write a '1' to this bit to clear the interrupt. 1 = Bus turnaround time-out has occurred 0 = No bus turnaround time-out
bit 3	 DFN8EF: Data Field Size Error Flag bit Write a '1' to this bit to clear the interrupt. 1 = Data field received is not an integral number of bytes 0 = Data field received is an integral number of bytes
bit 2	CRC16EF: CRC16 Failure Flag bit Write a '1' to this bit to clear the interrupt. 1 = Data packet rejected due to CRC16 error 0 = Data packet accepted
bit 1	CRC5EF: CRC5 Host Error Flag bit ^(3,4) Write a '1' to this bit to clear the interrupt. 1 = Token packet rejected due to CRC5 error 0 = Token packet accepted EOFEF: EOF Error Flag bit ⁽⁵⁾ 1 = EOF error condition detected 0 = No EOF error condition
bit 0	PIDEF: PID Check Failure Flag bit 1 = PID check failed 0 = PID check passed
Note 1:	This type of error occurs when the module's request for the DMA bus is not granted in time to service the module's demand for memory, resulting in an overflow or underflow condition, and/or the allocated buffer size is not sufficient to store the received data packet causing it to be truncated.
2:	This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP)

- 2: This type of error occurs when more than 16-bit-times of Idle from the previous End-of-Packet (EOP) has elapsed.
- **3:** This type of error occurs when the module is transmitting or receiving data and the SOF counter has reached zero.
- 4: Device mode.
- 5: Host mode.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—		_		_	—	
31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	_	—	—	—	—	_
23				·			bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—	—		—		
t 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTSEE	BMXEE	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE ⁽²⁾	PIDEE
DIGLE	DWIXEE	DWINEL	DIGEL	DINOLL	ONOTOLL	EOFEE ⁽³⁾	TIDEE
t 7							bit 0
it 31-8 it 7	Reserved: Wr BTSEE: Bit St	-					
it 7	BTSEE: Bit St 1 = BTSEF in		-				
	0 = BTSEF in	terrupt disable	d				
it 6	BMXEE: Bus I		-	bit			
	1 = BWXEF II 0 = BMXEF ir	nterrupt enable nterrupt disable					
it 5		nterrupt disable	ed				
it 5	0 = BMXEF in	nterrupt disable Error Interrup	ed t Enable bit ed				
it 5 it 4	0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in	nterrupt disable Error Interrup nterrupt enable nterrupt disable	ed t Enable bit ed ed	terrupt Enable	bit		
	0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in	terrupt disable Error Interrup nterrupt enable nterrupt disable Furnaround Tir terrupt enable	ed t Enable bit ed ed ne-out Error In d	terrupt Enable	bit		
it 4	0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in BTOEE: Bus 1 1 = BTOEF in 0 = BTOEF in DFN8EE: Data	terrupt disable Frror Interrup nterrupt enable nterrupt disable Furnaround Tir terrupt enable terrupt disable a Field Size Er	ed t Enable bit ed ed ne-out Error In d ed ror Interrupt Er		bit		
	 0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in BTOEE: Bus 1 1 = BTOEF in 0 = BTOEF in 	terrupt disable Frror Interrup nterrupt enable furnaround Tir terrupt enable terrupt disable a Field Size Er interrupt enabl	ed t Enable bit ed ne-out Error In d ror Interrupt Er ed		bit		
t 4 t 3	0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in BTOEE: Bus 1 1 = BTOEF in 0 = BTOEF in DFN8EE: Data 1 = DFN8EF i	A Error Interrupt A Error Interrup Interrupt enable Interrupt disable Furnaround Tir Iterrupt enable Iterrupt disable A Field Size Er Interrupt enabl Interrupt disab	ed t Enable bit ed ne-out Error In d ed ror Interrupt Er ed led	nable bit	bit		
t 4 t 3	0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in BTOEE: Bus 1 = BTOEF in 0 = BTOEF in DFN8EE: Data 1 = DFN8EF in 0 = DFN8EF in	A Error Interrupt A Error Interrup Interrupt enable Interrupt disable Furnaround Tir Iterrupt enable Iterrupt disable A Field Size Er Interrupt enable Interrupt disab RC16 Failure In Finterrupt enable	ed t Enable bit ed ne-out Error In d ror Interrupt Er ed led nterrupt Enable bled	nable bit	bit		
t 4 t 3 t 2	0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in BTOEE: Bus T 1 = BTOEF in 0 = BTOEF in DFN8EE: Data 1 = DFN8EF i 0 = DFN8EF i CRC16EE: CF 1 = CRC16EF 0 = CRC16EF	A Error Interrup A Error Interrup A Error Interrup A Error Interrup A Error Interrup A Error Interrupt A Error Interrupt A Field Size Error A Field Size Error A Field Size Error A Field Size Error A Field Size Interrupt A Error Interrupt A Error Interrupt A Error A E	ed t Enable bit ed ne-out Error In d ed ror Interrupt Er ed led nterrupt Enable bled	nable bit 9 bit		must be set.	
t 4 t 3 t 2 Note 1: F	0 = BMXEF in DMAEE: DMA 1 = DMAEF in 0 = DMAEF in BTOEE: Bus T 1 = BTOEF in 0 = BTOEF in 0 = BTOEF in DFN8EE: Data 1 = DFN8EF i 0 = DFN8EF i 1 = CRC16EE: CF 1 = CRC16EF	A Error Interrup A Error Interrup A Error Interrup A Error Interrup A Error Interrup A Error Interrupt A Error Interrupt A Field Size Error A Field Size Error A Field Size Error A Field Size Error A Field Size Interrupt A Error Interrupt A Error Interrupt A Error A E	ed t Enable bit ed ne-out Error In d ed ror Interrupt Er ed led nterrupt Enable bled	nable bit 9 bit		must be set.	

3: Host mode.

© 2009 Microchip Technology Inc.

Register 27-9: U1EIE: USB Error Interrupt Enable Register⁽¹⁾ (Continued)

- CRC5EE: CRC5 Host Error Interrupt Enable bit⁽²⁾
 - 1 = CRC5EF interrupt enabled
 - 0 = CRC5EF interrupt disabled
 - EOFEE: EOF Error Interrupt Enable bit⁽³⁾
 - 1 = EOF interrupt enabled
 - 0 = EOF interrupt disabled
- bit 0 PIDEE: PID Check Failure Interrupt Enable bit
 - 1 = PIDEF interrupt enabled
 - 0 = PIDEF interrupt disabled
 - Note 1: For an interrupt to propagate USBIF (IFS1<25>), the UERRIE bit (U1IE<1>) must be set.
 - 2: Device mode.
 - 3: Host mode.

bit 1

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_	—		_	—	_	—
31							bit 24
r v	r V	r v	F V	F V	r V	F V	F V
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
t 23					_		 bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—			—			—
t 15							bit 8
R-x	R-x	R-x	R-x	R-x	R-x	r-x	r-x
	ENDP	Г<3:0>		DIR	PPBI	_	_
+ 7					Į		bit 0
e gend: = Readal	ble bit emented bit	W = Writable -n = Bit Value		P = Programn 1', x = Unknow		r = Reserved	
egend: = Readat = Unimpl	emented bit	-n = Bit Value	e at POR: ('0', '	•		r = Reserved	
it 31-8	emented bit Reserved: Wi	-n = Bit Value rite '0'; ignore	e at POR: ('0', ' read	1', x = Unknow	n)	r = Reserved	
egend: = Readat I = Unimpl	emented bit Reserved: Wr ENDPT<3:0>:	-n = Bit Value rite '0'; ignore Encoded Nu	e at POR: ('0', ' read mber of Last E	1', x = Unknow	n) bits	r = Reserved	
egend: = Readat = Unimpl it 31-8	emented bit Reserved: Wi ENDPT<3:0>: (Represents th 1111 = Endpo	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15	e at POR: ('0', ' read mber of Last E	1', x = Unknow	n) bits	r = Reserved	
egend: = Readat = Unimpl it 31-8	emented bit Reserved: Wi ENDPT<3:0>: (Represents th	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15	e at POR: ('0', ' read mber of Last E	1', x = Unknow	n) bits	r = Reserved	
egend: = Readat = Unimpl it 31-8	emented bit Reserved: Wi ENDPT<3:0>: (Represents th 1111 = Endpo	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15	e at POR: ('0', ' read mber of Last E	1', x = Unknow	n) bits	r = Reserved	
egend: = Readat = Unimpl it 31-8	Reserved: Wr ENDPT<3:0>: (Represents th 1111 = Endpo 1110 = Endpo	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15 bint 14	e at POR: ('0', ' read mber of Last E	1', x = Unknow	n) bits	r = Reserved	
egend: = Readal = Unimpl it 31-8 it 7-4	emented bit Reserved: Wr ENDPT<3:0>: (Represents th 1111 = Endpo 1110 = Endpo 0001 = Endpo 0000 = Endpo	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15 bint 14 bint 1 bint 1	e at POR: ('0', ' read mber of Last E the BDT, updat	1', x = Unknow	n) bits	r = Reserved	
egend: = Readat = Unimpl it 31-8	emented bit Reserved: Wr ENDPT<3:0>: (Represents th 1111 = Endpo 1110 = Endpo 0001 = Endpo 0000 = Endpo DIR: Last BD	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15 bint 15 bint 14 bint 1 Direction India	e at POR: ('0', ' read mber of Last E the BDT, updat	1', x = Unknow ndpoint Activity red by the last U	n) bits	r = Reserved	
egend: = Readal = Unimpl it 31-8 it 7-4	emented bit Reserved: Wr ENDPT<3:0>: (Represents th 1111 = Endpo 1110 = Endpo 0001 = Endpo 0000 = Endpo DIR: Last BD 1 = Last trans	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15 bint 14 bint 1 Direction India caction was a	e at POR: ('0', ' read mber of Last E the BDT, updat	1', x = Unknow ndpoint Activity red by the last U	n) bits	r = Reserved	
egend: = Readal = Unimpl it 31-8 it 7-4	emented bit Reserved: Wr ENDPT<3:0>: (Represents th 1111 = Endpo 1110 = Endpo 0001 = Endpo 0000 = Endpo DIR: Last BD 1 = Last trans	-n = Bit Value rite '0'; ignore Encoded Nu he number of bint 15 bint 14 bint 1 bint 0 Direction India saction was a saction was a	e at POR: ('0', ' read mber of Last E the BDT, updat cator bit transmit transfe receive transfe	1', x = Unknow ndpoint Activity red by the last U	n) bits	r = Reserved	
egend: = Readat = Unimpl t 31-8 t 7-4	emented bit Reserved: Wr ENDPT<3:0>: (Represents th 1111 = Endpo 1110 = Endpo 0001 = Endpo 0000 = Endpo DIR: Last BD 1 = Last trans 0 = Last trans 0 = Last trans 1 = The last tr	-n = Bit Value rite '0'; ignore Encoded Nu- he number of bint 15 bint 14 bint 1 Direction India saction was a saction was a bing BD Pointe ransaction wa	e at POR: ('0', ' read mber of Last E the BDT, updat cator bit transmit transfe receive transfe	1', x = Unknow ndpoint Activity red by the last U er (TX) er (RX) 3D bank	n) bits	r = Reserved	

Note 1: The U1STAT register is a window into a 4-byte FIFO maintained by the USB module. U1STAT value is only valid when U1IR<TRNIF> is active. Clearing the U1IR<TRNIF> bit advances the FIFO. Data in register is invalid when U1IR<TRNIF> = 0.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_	_		_	—	_	
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 23							bit 1
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		<u> </u>	_	—	—	—	
bit 15							bit
R-x	R-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
JSTATE	SE0	PKTDIS ⁽⁴⁾	USBRST	HOSTEN ⁽²⁾	RESUME ⁽³⁾	PPBRST	USBEN ⁽⁴⁾
JUNE	SEU	TOKBUSY ^(1,5)	USBRST	HOSTEN.	RESOURCY	FFDRGT	SOFEN ⁽⁵⁾
bit 7							bit
Legend:							
	1 1 1	W = Writable bi	+	P = Programr	nable bit	r = Reserved	bit
R = Readal	DIE DIT	vv = vviitable bl	L	i – i iogiaini			
	emented bit	-n = Bit Value a		•			
				•			
U = Unimpl	emented bit		t POR: ('0', '1	•			
U = Unimpl bit 31-8	emented bit Reserved: V	-n = Bit Value a	t POR: ('0', '1	, x = Unknown			
R = Readal $U = Unimplbit 31-8bit 7$	emented bit Reserved: V JSTATE: Liv 1 = JSTATE	-n = Bit Value a Vrite '0'; ignore re Differential Rec detected on the L	t POR: ('0', '1' ead eeiver JSTATE	, x = Unknown			
U = Unimpl bit 31-8 bit 7	Reserved: W JSTATE: Liv 1 = JSTATE 0 = No JSTA	-n = Bit Value a Write '0'; ignore re the Differential Rec detected on the U TE detected	t POR: ('0', '1 ead seiver JSTATE JSB	, x = Unknown			
U = Unimpl bit 31-8 bit 7	Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si	-n = Bit Value a Write '0'; ignore re the Differential Rec detected on the U TE detected ngle-Ended Zero	t POR: ('0', '1' ead seiver JSTATE JSB flag bit	flag bit			
U = Unimpl bit 31-8 bit 7	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect	t POR: ('0', '1 ead seiver JSTATE JSB flag bit ted on the US	flag bit			
U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect le Ended Zero de	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US etected	flag bit			
U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect	t POR: ('0', '1' ead eeiver JSTATE JSB flag bit ted on the US itected able bit ⁽⁴⁾	flag bit)		
U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V JSTATE: Liv 1 = JSTATE: 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the L TE detected ngle-Ended Zero Ended Zero detect le Ended Zero de cket Transfer Disa nd packet process nd packet process	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US etected able bit ⁽⁴⁾ sing disabled sing enabled	flag bit)		
U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a TOKBUSY:	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect cket Transfer Disa nd packet process nd packet process Token Busy Indica	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5)	flag bit B (set upon SETI)		
U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a TOKBUSY: 1 = Token b	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect cket Transfer Disa nd packet process nd packet process Token Busy Indica eing executed by	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit B (set upon SETI)		
U = Unimpl bit 31-8 bit 7 bit 6 bit 5	emented bit Reserved: V JSTATE: Liv 1 = JSTATE: 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a TOKBUSY: 1 = Token b 0 = No toke	-n = Bit Value a Write '0'; ignore re the Differential Rec detected on the L TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect cket Transfer Disa nd packet process nd packet process Token Busy Indica eing executed by n being executed	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit B (set upon SETI)		
U = Unimpl bit 31-8 bit 7 bit 6 bit 5	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a TOKBUSY: 1 = Token b 0 = No toke USBRST: M	-n = Bit Value a Vrite '0'; ignore re re Differential Rec detected on the L TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect nd packet process nd packet p	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit B (set upon SETI)		
U = Unimpl bit 31-8 bit 7 bit 6 bit 5	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 0 = Token b 0 = No toke USBRST: M 1 = USB res	-n = Bit Value a Write '0'; ignore re the Differential Rec detected on the L TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect cket Transfer Disa nd packet process nd packet process Token Busy Indica eing executed by n being executed	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit B (set upon SETI)		
U = Unimpl bit 31-8 bit 7 bit 6	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 0 = Token b 0 = No toke USBRST: M 1 = USB res	-n = Bit Value a Vrite '0'; ignore re re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect nd packet process nd packet process nd packet process Token Busy Indica eing executed by n being executed odule Reset bit ⁽⁵⁾ set generated	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit B (set upon SETI)		
U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a TOKBUSY: 1 = Token b 0 = No toke USBRST: M 1 = USB res 0 = USB res	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the L TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect nd packet process nd packet process nd packet process Token Busy Indica eing executed by n being executed odule Reset bit ⁽⁵⁾ set generated set terminated	t POR: ('0', '1' ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit flag bit (set upon SETU ule) JP token receiv	/ed)	
U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 5 bit 4	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 0 = Token a TOKBUSY: 1 = Token b 0 = No toke USBRST: M 1 = USB res 0 = USB res Software is req Register 27-15	-n = Bit Value a Write '0'; ignore re- re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect nd packet process nd packet process nd packet process Token Busy Indica eing executed by n being executed odule Reset bit ⁽⁵⁾ set generated set terminated	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit flag bit (set upon SETU ule suing another t) JP token receiv	/ed)	
U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 Note 1: 2:	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a TOKBUSY: 1 = Token b 0 = No toke USBRST: M 1 = USB res 0 = USB res Software is req Register 27-15 All host control	-n = Bit Value a Write '0'; ignore re re Differential Rec detected on the L TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect nd packet process nd packet process Token Busy Indica eing executed by n being executed odule Reset bit ⁽⁵⁾ set generated set terminated uired to check thi	t POR: ('0', '1 ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit flag bit (set upon SETU ule suing another t) JP token receiv token comman is toggled.	ved) d to the U1TO	K register, se
U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 Note 1: 2:	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 1 = Token b 0 = No toke USBRST: M 1 = USB res 0 = USB res Software is req Register 27-15 All host control Software must clear it to enab	-n = Bit Value a Write '0'; ignore re- re Differential Rec detected on the U TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect nd packet process nd packet process nd packet process Token Busy Indica eing executed by n being executed odule Reset bit ⁽⁵⁾ set generated set terminated	t POR: ('0', '1' ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit flag bit (set upon SETU ule suing another t value of this bit art is a functior) JP token receiv token comman- is toggled. n, or for 25 ms	ved) d to the U1TO	K register, se
U = Unimpl bit 31-8 bit 7 bit 6 bit 5 bit 4 Note 1: 2: 3:	emented bit Reserved: V JSTATE: Liv 1 = JSTATE 0 = No JSTA SE0: Live Si 1 = Single E 0 = No Sing PKTDIS: Pa 1 = Token a 0 = Token a 1 = Token b 0 = No toke USBRST: M 1 = USB res 0 = USB res Software is req Register 27-15 All host control Software must clear it to enab	-n = Bit Value a Write '0'; ignore re- re Differential Rec detected on the L TE detected ngle-Ended Zero Ended Zero detect le Ended Zero detect le Ended Zero detect le Ended Zero detect ind packet process nd packet process nd packet process token Busy Indica eing executed by n being executed odule Reset bit ⁽⁵⁾ set generated set terminated uired to check this logic is reset any set RESUME for le remote wake-u	t POR: ('0', '1' ead eeiver JSTATE JSB flag bit ted on the US tected able bit ⁽⁴⁾ sing disabled sing enabled ator bit ^(1,5) the USB mod	flag bit flag bit (set upon SETU ule suing another t value of this bit art is a functior) JP token receiv token comman- is toggled. n, or for 25 ms	ved) d to the U1TO	K register, se

Register 27-11: U1CON: USB Control Register (Continued)

- bit 3 HOSTEN: Host Mode Enable bit⁽²⁾ 1 = USB host capability enabled 0 = USB host capability disabled bit 2 **RESUME:** RESUME Signaling Enable bit⁽³⁾ 1 = RESUME signaling activated 0 = RESUME signaling disabled bit 1 PPBRST: Ping-Pong Buffers Reset bit 1 = Reset all Even/Odd buffer pointers to the EVEN BD banks 0 = Even/Odd buffer pointers not being Reset USBEN: USB Module Enable bit⁽⁴⁾ bit 0 1 = USB module and supporting circuitry enabled 0 = USB module and supporting circuitry disabled **SOFEN:** SOF Enable bit⁽⁵⁾ 1 = SOF token sent every 1 ms 0 = SOF token disabled
 - **Note 1:** Software is required to check this bit before issuing another token command to the U1TOK register, see Register 27-15.
 - 2: All host control logic is reset any time that the value of this bit is toggled.
 - **3:** Software must set RESUME for 10 ms if the part is a function, or for 25 ms if the part is a host, and then clear it to enable remote wake-up. In Host mode, the USB module will append a low-speed EOP to the RESUME signaling when this bit is cleared.
 - 4: Device mode.
 - 5: Host mode.

r-x 	r-x	r-x	r-x	r-x	r-x	r-x
—	—					1 X
			—	—	—	—
						bit 24
I-X	1-x	1-X	I-X	I-X	1-X	r-x
_	_	_	_	_	—	
						bit 10
r-x	r-x	r-x	r-x	r-x	ſ-X	r-x
_	_	_	_	_	_	_
						bita
-	5444.6	-	-	-	-	-
R/W-0	R/W-0				R/W-0	R/W-0
		[DEVADDR<6:0	>		
						bit (
bit	W = Writable I	oit	P = Programm	able bit	r = Reserved b	oit
ented bit	-n = Bit Value	at POR: ('0', '1	-			
Personade \A	lrita (0); ignara r	aad				
	R/W-0 bit ented bit Reserved: W LSPDEN: Lo	- - r-x r-x - - R/W-0 R/W-0 bit W = Writable to the second s	- - - r-x r-x r-x - - - R/W-0 R/W-0 R/W-0 Image: R/W-0 R/W-0 Image: R/W-0 bit W = Writable bit Image: Reserved: Write '0'; ignore read LSPDEN: Low Speed Enable Indicator bit Image: Reserved: Write '0'; ignore read	- - - - r-x r-x r-x r-x - - - - R/W-0 R/W-0 R/W-0 R/W-0 DEVADDR<6:0:	$ r \cdot x$ $r \cdot x$ $r \cdot x$ $r \cdot x$ $ R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $R/W-0$ $DEVADDR<6:0>$ $DEVADDR<6:0>$ bit W = Writable bit P = Programmable bit ented bit $-n$ = Bit Value at POR: ('0', '1', x = Unknown) Reserved: Write '0'; ignore read LSPDEN: Low Speed Enable Indicator bit	- - - - - $r-x$ $r-x$ $r-x$ $r-x$ $r-x$ - - - - - R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 DEVADDR<6:0> DEVADDR - - bit W = Writable bit P = Programmable bit r = Reserved bit ented bit -n = Bit Value at POR: ('0', '1', x = Unknown) - - Reserved: Write '0'; ignore read LSPDEN: Low Speed Enable Indicator bit -

- 1 = Next token command to be executed at Low Speed
- 0 = Next token command to be executed at Full Speed

bit 6-0 DEVADDR<6:0>: 7-bit USB Device Address bits

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
_			_	_	_		_		
bit 31							bit 24		
							Sit 2		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
	_	_	_		_	—			
bit 23					•		bit 16		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
—	—	—	—	—	—	—	—		
bit 15	·						bit 8		
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0		
			FRML	.<7:0>					
bit 7							bit C		
Legend:									
R = Readable	e bit	W = Writable b	it	P = Programm	nable bit	r = Reserved bit			
U = Unimpler	mented bit	-n = Bit Value a	at POR: ('0', '1	', x = Unknow	Unimplemented bit -n = Bit Value at POR: ('0', '1', x = Unknown)				

bit 7-0 **FRML<7:0>:** The 11-bit Frame Number Lower bits

The register bits are updated with the current frame number whenever a SOF TOKEN is received.

Register 27-14	: U1FRMH	: USB Frame Nu	umber High R	egister			
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 31		·		·			bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	_	—	—		—		—
bit 23							bit 1
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 15							bita
r-x	r-x	r-x	r-x	r-x	R-0	R-0	R-0
_		_		—		FRMH<2:0>	
bit 7		·		•	•		bit
Legend:							
R = Readable	bit	W = Writable	bit	P = Programn	nable bit	r = Reserved b	bit
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		

1.1.4 aa Numbar Link

bit 31-3 Reserved: Write '0'; ignore read

bit 2-0 FRMH<2:0>: The Upper 3 bits of the Frame Numbers bits The register bits are updated with the current frame number whenever a SOF TOKEN is received.

gister 27-	15: U1TOK: l	JSB Token Reg	ister				
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	_	—	—
pit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	_	—	—	_	—	_	—
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	-	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	PID	<3:0> ⁽¹⁾			EF	°<3:0>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	P = Programn	nable bit	r = Reserved	bit
U = Unimple	mented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	n)		
bit 31-8	Reserved: \	Nrite '0'; ignore i	ead				
bit 7-4	PID<3:0>: ⊺	oken Type Indica	ator bits ⁽¹⁾				
	0001 = OUT	Г (TX) token type	e transaction				
		RX) token type ti					
		UP (TX) token ty			1		
	NOLE: AIL OL	ner values are re	eserved and fr	iust not be used	<i>.</i>		

bit 3-0 EP<3:0>: Token Command Endpoint Address bits The four bit value must specify a valid endpoint.

Note 1: All other values are reserved and must not be used.

© 2009 Microchip Technology Inc.

Register 27-1	6: U1SOF: U	JSB SOF Thres	hold Registe	er			
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	—	—	_	—	_
bit 31						· ·	bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	_	_	_	_	_	_
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	—	_	_	_	—	_
bit 15	•						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			CN	T<7:0>			
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bit	
U = Unimpler	mented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknow	n)		

bit 7-0 CNT<7:0>: SOF Threshold Value bits

Typical values of the threshold are:

0100 1010 = 64-byte packet 0010 1010 = **32-byte** packet

0001 1010 = **16**-byte packet

0001 0010 =8-byte packet

egister 27-1							
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—		—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_	—	—	—	—	—	_
bit 15	•						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	r-x
		E	DTPTRL<15:9	>			—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	P = Programn	nable bit	r = Reserved bi	it
II – I Inimplen	= Unimplemented bit -n = Bit Value at POR: ('0', '1', x = U				n)		

 bit 7-1
 BDTPTRL<15:9>: BDT Base Address bits

 This 7-bit value provides address bits 15 through 9 of the BDT base address, which defines the BDT's starting location in the system memory.

 The 32-bit BDT base address is 512-byte aligned.

bit 0 **Reserved:** Write '0'; ignore read

27

Register 27-1	8: U1BDTP2:	USB BDT PAG	GE 2 Register	•						
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x			
_	—	—	_		_	—	_			
bit 31					•		bit 24			
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x			
—	—	-	—	_	—	—	—			
bit 23	·			·			bit 16			
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x			
_	—	—	—	—	—	—	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
			BDTPTF	RH<23:16>						
bit 7							bit (
Legend:										
R = Readable	e bit	W = Writable	bit	P = Programn	nable bit	r = Reserved I	oit			
U = Unimpler	nented bit	-n = Bit Value	at POR: ('0', '	-n = Bit Value at POR: ('0', '1', $x = Unknown$)						

bit 7-0 **BDTPTRH<23:16>:** BDT Base Address bits This 8-bit value provides address bits 23 through 16 of the BDT base address, which defines the BDT's starting location in the system memory. The 32-bit BDT base address is 512-byte aligned.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_			_	_		—	_
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	_	—	—	—	_	—	—
bit 23						· · ·	bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	_
bit 15						· ·	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			BDTPTR	U<31:24>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	P = Programm	nable bit	r = Reserved bi	t
U = Unimplen	nented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknowi	า)		

bit 7-0 **BDTPTRU<31:24>:** BDT Base Address bits This 8-bit value provides address bits 31 through 24 of the BDT base address, which defines the BDT's starting location in the system memory. The 32-bit BDT base address is 512-byte aligned.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	-	—	—	—
bit 31		•					bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—	—	—	—		—
bit 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	_	—	_	—	_	—
bit 15		•					bit 8
DAMO	DAMO	DAM 0	DAMO				DAMO
R/W-0	R/W-0	R/W-0	R/W-0	r-x	r-x	r-x	R/W-0
UTEYE	UOEMON	USBFRZ	USBSIDL				UASUSPND ⁽¹⁾
bit 7							bit 0
Legend:							
Legend: R = Readab	le bit	W = Writable	bit	P = Programm	nable bit	r = Reserve	d bit
R = Readab				P = Programm , x = Unknowr		r = Reserve	d bit
•			bit at POR: ('0', '1'	C C		r = Reserve	d bit
R = Readab	emented bit		at POR: ('0', '1'	C C		r = Reserve	d bit
R = Readab U = Unimple	Reserved: W UTEYE: USB	-n = Bit Value rite '0'; ignore Eye-Pattern To	at POR: ('0', '1' read est Enable bit	C C		r = Reserve	d bit
R = Readab U = Unimple bit 31-8	Reserved: W UTEYE: USB 1 = Eye-Patte	-n = Bit Value rite '0'; ignore f Eye-Pattern Te ern Test enable	at POR: ('0', '1' read est Enable bit ed	C C		r = Reserve	d bit
R = Readab U = Unimple bit 31-8 bit 7	Reserved: W UTEYE: USB 1 = Eye-Patto 0 = Eye-Patto	-n = Bit Value rite '0'; ignore f Eye-Pattern Te ern Test enable ern Test disable	at POR: ('0', '1' read est Enable bit ed	C C		r = Reserve	d bit
R = Readab U = Unimple bit 31-8	Reserved: W UTEYE: USB 1 = Eye-Patto 0 = Eye-Patto UOEMON: US	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor	at POR: ('0', '1' read est Enable bit ed	, x = Unknowr	n)		d bit
R = Readab U = Unimple bit 31-8 bit 7	Reserved: W UTEYE: USB 1 = Eye-Patto 0 = Eye-Patto UOEMON: US	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic	at POR: ('0', '1' read est Enable bit ed ed	, x = Unknowr	n)		d bit
R = Readab U = Unimple bit 31-8 bit 7	Reserved: W UTEYE: USB 1 = Eye-Patto 0 = Eye-Patto UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Free	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic i inactive eze in Debug I	at POR: ('0', '1' read est Enable bit ed Enable bit cates intervals d	, x = Unknowr	n) e D+/D- lines ar		d bit
R = Readab U = Unimple bit 31-8 bit 7 bit 6	Reserved: W UTEYE: USB 1 = Eye-Patto 0 = Eye-Patto UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Fre 1 = When em	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic I inactive eze in Debug I nulator is in De	at POR: ('0', '1' read est Enable bit ed Enable bit cates intervals d Mode bit bug mode, mod	uring which the	n) e D+/D- lines al eration		d bit
R = Readab U = Unimple bit 31-8 bit 7 bit 6 bit 5	Reserved: W UTEYE: USB 1 = Eye-Patto 0 = Eye-Patto UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Free 1 = When em 0 = When em	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic I inactive eze in Debug I nulator is in Del nulator is in Del	at POR: ('0', '1' read est Enable bit ed ed Enable bit cates intervals d Mode bit bug mode, mod	uring which the	n) e D+/D- lines al eration		d bit
R = Readab U = Unimple bit 31-8 bit 7 bit 6	Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Fre 1 = When en 0 = When en USBSIDL: St	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB \overline{OE} Monitor il active; it indic il inactive eze in Debug I hulator is in Del pulator is in Del op in Idle Mode	at POR: ('0', '1' read est Enable bit ed ed Enable bit cates intervals d Mode bit bug mode, mod bug mode, mod	uring which the ule freezes ope ule continues o	n) e D+/D- lines at eration operation		d bit
R = Readab U = Unimple bit 31-8 bit 7 bit 6 bit 5	Reserved: W UTEYE: USB 1 = Eye-Patto 0 = Eye-Patto UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Free 1 = When err 0 = When err USBSIDL: Sto 1 = Discontin	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic I inactive eze in Debug I nulator is in Del nulator is in Del puntor is in Del	at POR: ('0', '1' read est Enable bit ed ed Enable bit cates intervals d Mode bit bug mode, mod	uring which the ule freezes ope ule continues o vice enters Idle	n) e D+/D- lines at eration operation		d bit
R = Readab U = Unimple bit 31-8 bit 7 bit 6 bit 5	Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Fre 1 = When en 0 = When en USBSIDL: St 1 = Discontin 0 = Continue	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic I inactive eze in Debug I nulator is in Del nulator is in Del puntor is in Del	at POR: ('0', '1' read est Enable bit ed Enable bit cates intervals d Mode bit bug mode, mod bug mode, mod bug mode, mod e bit eration when de tion in Idle mode	uring which the ule freezes ope ule continues o vice enters Idle	n) e D+/D- lines at eration operation		d bit
R = Readab U = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 4	Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Fre 1 = When em 0 = When em USBSIDL: Ste 1 = Discontin 0 = Continue Reserved: W UASUSPND:	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor il active; it indic il inactive eze in Debug I hulator is in Del pulator is in Del po in Idle Mode ue module opera rite '0'; ignore i Automatic Sus	at POR: ('0', '1' read est Enable bit ed ed Enable bit cates intervals d Mode bit bug mode, mod bug mode, mod bug mode, mod bug mode, mod e bit eration when de tion in Idle mode read spend Enable bi	x = Unknown uring which the ule freezes ope ule continues of vice enters Idle $x = \frac{1}{10}$	e D+/D- lines an eration operation e mode	re driving	
R = Readab U = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 5 bit 4	Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Fre 1 = When en 0 = When en USBSIDL: Ste 1 = Discontin 0 = Continue Reserved: W UASUSPND: 1 = USB mod	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic I inactive eeze in Debug I hulator is in Del pulator is in Del op in Idle Mode ue module oper module operat rite '0'; ignore i Automatic Sus dule automati	at POR: ('0', '1' read est Enable bit ed ed Enable bit cates intervals d Mode bit bug mode, mod bug mode, mod bug mode, mod bug mode, mod spend Enable bi cally suspends	x = Unknown uring which the ule freezes ope ule continues of vice enters Idle $x = \frac{1}{10}$	e D+/D- lines an eration operation e mode	re driving	
R = Readab U = Unimple bit 31-8 bit 7 bit 6 bit 5 bit 5 bit 4	Reserved: W UTEYE: USB 1 = Eye-Patte 0 = Eye-Patte UOEMON: US 1 = OE signa 0 = OE signa USBFRZ: Fre 1 = When en 0 = When en USBSIDL: St 1 = Discontin 0 = Continue Reserved: W UASUSPND: 1 = USB mo (U1PWR	-n = Bit Value rite '0'; ignore i Eye-Pattern Te ern Test enable ern Test disable SB OE Monitor I active; it indic I inactive eeze in Debug I hulator is i	at POR: ('0', '1' read est Enable bit ed ed Enable bit cates intervals d Mode bit bug mode, mod bug mode, mod bug mode, mod bug mode, mod e bit eration when de tion in Idle mode read spend Enable bi cally suspends ster 27-5.	uring which the ule freezes opeule continues of vice enters Idle $t_{t}^{(1)}$ upon entry	n) e D+/D- lines al eration operation e mode to Sleep mod	re driving le. See the	d bit USUSPEND bit

Note 1: This bit is not available on all devices. Refer to the specific device data sheet for details.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—	—	—	—	—	—
t 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
-	—	_	—	—	—	_	—
it 23							bit 16
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_		_	_	_	_	_
it 15							bit 8
R/W-0	R/W-0	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPD	RETRYDIS	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK
it 7							bit 0
egend:							
R = Readab	le bit	W = Writabl	e bit	P = Programn	nable bit	r = Reserved	bit
	emented bit		e at POR: ('0', '1	C			
it 31-8	Reserved: W	rite '0'; ignore	e read				
			e read Connection Enab	ole bit (Host mo	de and U1EP) only)	
	LSPD: Low-S 1 = Direct co	peed Direct (nnection to a	Connection Enab low-speed devic	e enabled			
it 31-8 it 7 it 6	LSPD: Low-S 1 = Direct col 0 = Direct col	peed Direct (nnection to a nnection to a	Connection Enable low-speed device low-speed device	ce enabled ce disabled; hub	o required with		
	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA	peed Direct (nnection to a nnection to a Retry Disable K'd transactio	Connection Enab low-speed devic low-speed devic bit (Host mode a ons disabled	ce enabled ce disabled; hul and U1EP0 only	o required with /)		
it 7 it 6	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA	peed Direct (nnection to a nnection to a Retry Disable K'd transaction K'd transaction	Connection Enab low-speed devic low-speed devic bit (Host mode a ons disabled ons enabled; retr	ce enabled ce disabled; hul and U1EP0 only	o required with /)		
it 7 it 6 it 5	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W	peed Direct (nnection to a nnection to a Retry Disable K'd transactio K'd transactio rite '0'; ignore	Connection Enab low-speed devic low-speed devic bit (Host mode a ons disabled ons enabled; retr	ce enabled ce disabled; hul and U1EP0 only ry done in hardy	o required with /)		
it 7	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W	peed Direct (nnection to a nnection to a Retry Disable K'd transactio K'd transactio rite '0'; ignore Bidirectional I	Connection Enab low-speed devic low-speed devic bit (Host mode a ons disabled ons enabled; retr e read Endpoint Control	ce enabled ce disabled; hul and U1EP0 only ry done in hardy	o required with /)		
it 7 it 6 it 5	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F 1 = Disable E	peed Direct (nnection to a nnection to a K'd transaction K'd transaction K'd transaction K'd transaction K'd transaction Ridirectional I <u>1 and EPRXI</u> ndpoint n from	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retre e read Endpoint Control EN = 1: m Control transfe	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	4
it 7 it 6 it 5	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F 1 = Disable E	peed Direct (nnection to a nnection to a Retry Disable K'd transactio K'd transactio rite '0'; ignore Bidirectional I <u>1 and EPRXI</u> ndpoint n from	Connection Enable low-speed device low-speed device bit (Host mode a cons disabled cons enabled; retrieve e read Endpoint Control EN = 1: m Control transfe Control (SETUP)	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	1
it 7 it 6 it 5	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F 1 = Disable E 0 = Enable Er	peed Direct (nnection to a nnection to a Retry Disable K'd transactio K'd transactio Rite '0'; ignore Bidirectional I <u>1 and EPRXI</u> ndpoint n from boom t n for the solit is ignore	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retr e read Endpoint Control EN = 1: m Control transfe Control (SETUP) ed.	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	1
it 7 it 6 it 5 it 4	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F If EPTXEN = 1 = Disable E 0 = Enable Er Otherwise, thi	peed Direct (nnection to a nnection to a K'd transaction K'd transaction L'd transaction L'd transaction L'd transaction L'd transaction K'd transaction L'd	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retre e read Endpoint Control $\underline{EN = 1:}$ m Control transfe Control (SETUP) ed. we Enable bit abled	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	3
it 7 it 6 it 5 it 4	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F I = Disable E 0 = Enable Err Otherwise, thi EPRXEN: End 1 = Endpoint	peed Direct (nnection to a nnection to a Retry Disable K'd transactio K'd transactio Ridirectional I <u>1 and EPRXI</u> ndpoint n for adpoint n for s bit is ignore dpoint Receive n receive en n receive dis	Connection Enable low-speed device bit (Host mode a ons disabled ons enabled; retri- e read Endpoint Control $\overline{EN} = 1$: m Control transfer Control (SETUP) ed. ve Enable bit abled abled	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	1
it 7 it 6 it 5 it 4	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F If EPTXEN = 1 = Disable Er Otherwise, thi EPRXEN: End 1 = Endpoint 0 = Endpoint	peed Direct (nnection to a nnection to a Ketry Disable K'd transaction K'd transaction K'd transaction K'd transaction R'd transaction Bidirectional I and EPRXI ndpoint n for adpoint n for s bit is ignore dpoint Receive n receive en n receive dis dpoint Transr n transmit er	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retre- e read Endpoint Control $\overline{EN} = 1$: m Control transfe Control (SETUP) ed. ve Enable bit abled abled nit Enable bit nabled	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	1
it 7 it 6 it 5 it 4	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F I = Disable E 0 = Enable Err Otherwise, thi EPRXEN: End 1 = Endpoint 0 = Endpoint 1 = Endpoint 1 = Endpoint	peed Direct (nnection to a nnection to a Retry Disable K'd transactio K'd transactio Rite '0'; ignore Bidirectional I <u>1 and EPRXI</u> ndpoint n from adpoint n from bit is ignore dpoint Receive n receive en n receive dis dpoint Transr n transmit er n transmit er	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retre e read Endpoint Control $\underline{EN = 1:}$ m Control transfe Control (SETUP) ed. ve Enable bit abled sabled nit Enable bit nabled sabled	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	1
it 7 it 6 it 5 it 4 it 3 it 2	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F I = Disable E 0 = Enable Er Otherwise, thi EPRXEN: End 1 = Endpoint 0 = Endpoint 1 = Endpoint 0 = Endpoint 1 = Endpoint	peed Direct (nnection to a nnection to a Retry Disable K'd transaction K'd transaction K'd transaction Retry Disable Bidirectional I <u>1 and EPRXI</u> ndpoint n for a bit is ignore dpoint Receive n receive en n receive dis dpoint Transmit n transmit er n transmit er n transmit di adpoint Stall S	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retre- e read Endpoint Control EN = 1: m Control transfe Control (SETUP) ed. ve Enable bit abled abled nit Enable bit abled sabled Status bit	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and	o required with /) ware d RX transfers	PRE_PID	1
it 7 it 6 it 5 it 4 it 3 it 2 it 1	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F I = Disable E 0 = Enable Err Otherwise, thi EPRXEN: End 1 = Endpoint 0 = Endpoint EPTXEN: End 1 = Endpoint 0 = Endpoint 0 = Endpoint 0 = Endpoint 0 = Endpoint 0 = Endpoint	peed Direct (nnection to a nnection to a K'd transaction K'd transaction K'd transaction K'd transaction K'd transaction K'd transaction K'd transaction K'd transaction K'd transaction K'd transaction Sidirectional I and EPRXI ndpoint n for adpoint n for adpoint n for s bit is ignore dispoint Receive n receive end n receive end n receive end n receive end n transmit er n transmit er n transmit di adpoint Stall S n was stalled n was not stall	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retre- e read Endpoint Control $\underline{EN = 1:}$ m Control transfe Control (SETUP) ed. //e Enable bit abled abled mit Enable bit abled sabled Status bit d alled	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and transfers; TX a	o required with /) ware d RX transfers	PRE_PID	1
it 7 it 6 it 5 it 4 it 3 it 2	LSPD: Low-S 1 = Direct con 0 = Direct con RETRYDIS: F 1 = Retry NA 0 = Retry NA Reserved: W EPCONDIS: F I = Disable E 0 = Enable Err Otherwise, thi EPRXEN: End 1 = Endpoint 0 = Endpoint EPTXEN: End 1 = Endpoint 0 = Endpoint 0 = Endpoint 0 = Endpoint 0 = Endpoint 0 = Endpoint	peed Direct (nnection to a nnection to a Retry Disable K'd transaction K'd transaction K'd transaction Retry Disable K'd transaction it of a signare adjust and EPRXI and EPRXI	Connection Enable low-speed device low-speed device bit (Host mode a ons disabled ons enabled; retre e read Endpoint Control $\overline{EN} = 1$: m Control transfe Control (SETUP) ed. we Enable bit abled sabled sabled Status bit d alled shake Enable bit	e enabled e disabled; hul and U1EP0 only y done in hard bit ers; only TX and transfers; TX a	o required with /) ware d RX transfers	PRE_PID	1

27.3 OPERATION

This section contains a brief overview of USB operation, followed by PIC32MX USB module implementation specifics, and module initialization requirements.

Note: A good understanding of USB can be gained from documents that are available on the USB implementers web site. In particular, refer to "*Universal Serial Bus Specification, Revision 2.0*" (http://www.usb.org/developers/docs).

27.3.1 USB 2.0 Operation Overview

USB is an asynchronous serial interface with a tiered star configuration. USB is implemented as a master/slave configuration. On a given bus, there can be multiple (up to 127) slaves (devices), but there is only one master (host).

27.3.2 Modes of Operation

The following USB implementation modes are described in this overview:

- Host mode
 - USB Standard Host mode the USB implementation that is typically used for a personal computer
 - Embedded Host mode the USB implementation that is typically used for a microcontroller
- Device mode the USB implementation that is typically used for a peripheral such as a thumb drive, keyboard or mouse
- OTG Dual Role mode the USB implementation in which an application may dynamically switch its role as either host or device

27.3.2.1 HOST MODE

The host is the master in a USB system and is responsible for identifying all devices connected to it (enumeration), initiating all transfers, allocating bus bandwidth and supplying power to any bus-powered USB devices connected directly to it.

27.3.2.1.1 USB Standard Host

In USB Standard Host mode, the following features and requirements are relevant:

- Large variety of devices are supported
- Supports all USB transfer types
- USB hubs are supported (allows connection of multiple devices simultaneously)
- Device drivers can be updated to support new devices
- Type 'A' receptacle is used for each port
- Each port must be able to deliver a minimum of 100 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device
- · Full-speed and low-speed protocols must be supported (high-speed can be supported)

Note: This mode is not supported by PIC32.

27.3.2.1.2 Embedded Host

In Embedded Host mode, the following features and requirements are relevant:

- Only supports a specific list of devices, referred to as a Targeted Peripheral List (TPL)
- Only required to support those transfer types that are required by devices in the TPL
- USB hub support is optional
- Device drivers are not required to be updatable
- Type 'A' receptacle is used for each port
- Only those speeds required by devices in the TPL must be supported
- Each port must be able to deliver a minimum of 100 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device

27.3.2.2 DEVICE MODE

USB devices accept commands and data from the host and respond to requests for data. USB devices perform peripheral functions, e.g., a mouse or other I/O, or data storage.

The following characteristics generally describe a USB device:

- Functionality may be class- or vendor-specific
- Draws 100 mA or less from the bus before configuration
- Can draw up to 500 mA from the bus after successful negotiation with the host
- Can support low-speed, full-speed, or high-speed protocol (high-speed support requires implementation of full-speed protocol to enumerate)
- · Supports control and data transfers as required for implementation
- Optionally supports Session Request Protocol (SRP)
- Can be bus-powered or self-powered

27.3.2.3 OTG DUAL ROLE MODE

An OTG dual role device supports both USB host and device functionality. OTG dual role devices use a micro-AB receptacle. This allows a micro-A or a micro-B plug to be attached. Both the micro-A and micro-B plugs have an additional pin, the ID pin, to signify which plug type was connected. The plug type connected to the receptacle determines the default role of the host or device. An OTG device will perform the role of a host when a micro-A plug is detected. When a micro-B plug is detected, the role of a USB device is performed.

When an OTG device is directly connected to another OTG device using an OTG cable (micro-A to micro-B), Host Negotiation Protocol (HNP) can be used to swap the roles of host and device between the two without disconnecting and reconnecting the cable. To differentiate between the two OTG devices, the term "A-device" refers to the device connected to the micro-A plug and "B-device" refers to the device to the micro-B plug.

27.3.2.3.1 A-Device, the Default Host

In OTG dual role, operating as a host, the following features and requirements describe an A-device:

- Supports the devices on the TPL (class support is not allowed)
- · Required to support those transaction types that are required by devices in the TPL
- USB hub support is optional
- · Device drivers are not required to be updatable
- · A single micro-AB receptacle is used
- Full-speed protocol must be supported (high-speed and/or low-speed protocol can be supported)
- USB port must be able to deliver a minimum of 8 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device
- · Supports HNP; the host can switch roles to become a device
- Supports at least one form of SRP
- A-device supplies VBUS power when the bus is powered, even if the roles are swapped using HNP

27.3.2.3.2 B-Device, the Default Device

In OTG dual role, operating as a USB device, the following features and requirements describe a B-Device:

- · Class- or vendor-specific functionality
- Draws 8 mA or less before configuration
- Is typically self-powered, due to low-current requirements, but can draw up to 500 mA after successful negotiation with the host
- · A single micro-AB receptacle is used
- Must support full-speed protocol (support of low-speed and/or high-speed protocol is optional
- Supports control transfers, and supports data transfers as they are required for implementation
- Supports both forms of SRP VBUS pulsing and data-line pulsing
- Supports HNP
- B-device does not supply VBUS power, even if the roles are swapped using HNP

Note: Dual-role devices that do not support full OTG functionality are possible using multiple USB receptacles, however there may be special requirements if these devices are to be made USB compliant, refer to the USB IF (implementers forum) for details.

27.3.2.4 PROTOCOL

USB communication requires the use of specific protocols. The following subsections provide an overview of communication via USB.

27.3.2.4.1 Bus Transfers

Communication on the USB bus occurs through transfers between a host and a device. Each transfer type has unique features. An embedded or OTG host can implement only the control and the data transfer(s) it will use.

The following four transfer types are possible on the bus:

Control

Control transfer is used to identify a device during enumeration and to control it during operation. A percentage of the USB bandwidth is ensured to be available to control transfers. The data is verified by a cyclic redundancy check (CRC) and reception by the target is verified.

Interrupt

Interrupt transfer is a scheduled transfer of data in which the host allocates time slots for the transfers as required by the device's configuration. This time slot allocation results in the device being polled in a periodic manner. The data is verified by a CRC and reception by the target is acknowledged.

Isochronous

Isochronous transfer is a scheduled transfer of data in which the host allocates time slots for the transactions as required by the device's configuration. Reception of the data is not acknowledged, but the data integrity is verified by the device using a CRC. This transfer type is typically used for audio and video.

Bulk

Bulk transfer is used to move large amounts of data where the time of the transaction is not ensured. Time for this type of transfer is allocated from time that has not been allocated to the other three transfer types. The data is verified by a CRC and reception is acknowledged.

The following transfer speeds are defined in the USB 2.0 specification:

- 480 Mbps high speed
- 12 Mbps full speed
- 1.5 Mbps low speed

PIC32MX OTG devices support full-speed operation in Host and Device modes, and support low-speed operation in Host mode.

Information contrasting the timeliness, data integrity, data size and speed of each transfer, or transaction, type is shown in Table 27-2.

Transaction Type	Timeliness Ensured	Data Integrity Ensured	Maximum Packet Size	Maximum Throughput ⁽¹⁾
Control	Yes	Yes	64	0.83 MB/s
Interrupt	Yes	Yes	64	1.22 MB/s
Isochronous	Yes	No	1023	1.28 MB/s
Bulk	No	Yes	64	1.22 MB/s

Note 1: These numbers reflect the theoretical maximum data throughput, including protocol overhead, on an otherwise empty bus. The bit stuffing overhead required by the Non-Return to Zero Inverted (NRZI) encoding is not included in the calculations.

27.3.2.4.2 Bandwidth Allocation

Control transfers, or transactions, are guaranteed to be at least 10% of the available bandwidth within a given frame. The remainder is available for allocation to Interrupt and Isochronous transfers. Bulk transfers are allocated from any bandwidth not allocated to control, interrupt or isochronous transfers. Bulk transfers are not assured bandwidth. However, in practice, they have the greatest bandwidth since frames are rarely fully allocated.

27.3.2.4.3 Endpoints and USB Descriptors

All data transferred on the bus is sent or received through endpoints. USB supports devices with up to 16 endpoints. Each endpoint can have transmit (TX) and/or receive (RX) functionality. Each endpoint uses one transaction type. Endpoint 0 is the default control transfer endpoint.

27.3.2.5 PHYSICAL BUS INTERFACE

27.3.2.5.1 Bus Speed Selection

The USB specification defines full-speed operation as 12 Mb/s and low speed operation as 1.5 Mb/s. A data line pull-up resistor is used to identify a device as full speed or low speed. For full-speed operation, the D+ line is pulled up; for low-speed operation, the D- line is pulled up.

27.3.2.5.2 VBUS Control

VBUS is the 5V USB power supplied by the host, or a hub, to operate bus-powered devices. The need for VBUS control depends on the role of the application. If VBUS power must be enabled and disabled, the control must be managed by firmware.

The following list describes the VBUS operation:

- Standard host typically supplies power to the bus at all times.
- · Host may switch off VBUS to save power
- USB device never powers the bus VBUS pulsing may be supported as part of the SRP
- OTG A-device supplies power to the bus, and typically turns off VBUS to conserve power
- OTG B-device can pulse VBUS for SRP

Note: The PIC32MX device does not supply the VBUS power. Refer to the specific device data sheet for VBUS electrical parameters.

27.3.3 PIC32MX USB Implementation Specifics

This section details how the USB specification requirements are implemented in the PIC32MX USB module.

27.3.3.1 BUS SPEED

The PIC32MX USB module supports the following speeds:

- · Full-speed operation as a host and a device
- · Low-speed operation as a host

27.3.3.2 ENDPOINTS AND DESCRIPTORS

All USB endpoints are implemented as buffers in RAM. The CPU and USB module have access to the buffers. To arbitrate access to these buffers between the USB module and CPU, a semaphore flag system is used. Each endpoint can be configured for TX and/or RX, and each has an ODD and an EVEN buffer, resulting in up to four buffers per endpoint.

Use of the Buffer Descriptor Table (BDT) allows the buffers to be located anywhere in RAM, and provides status flags and control bits. The BDT contains the address of each endpoint data buffer, as well as information about each buffer (see Figure 27-2, Figure 27-3 and Figure 27-4). Each BDT entry is called a Buffer Descriptor (BD) and is 8 bytes long. Four descriptor entries are used for each endpoint. All endpoints, ranging from endpoint 0 to the highest endpoint in use, must have four descriptor entries. Even if all of the buffers for an endpoint are not used, four descriptor entries are required for each endpoint.

The USB module calculates a buffer's location in memory using the BDT Pointer registers. The base of the BDT is held in registers U1BDTP1 through U1BDTP3. The address of the desired buffer is found by using the endpoint number, the type (RX/TX) and the ODD/EVEN bit to index into the BDT. The address held by this entry is the address of the desired data buffer. Refer to **Section 27.3.3.3 "Buffer Management"**.

Note: The contents of the U1BDTP1-U1BDTP3 registers provide the upper 23 bits of the 32-bit address; therefore, the BDT must be aligned to a 512-byte boundary (see Figure 27-2). This address must be the physical (not virtual) memory address.

Each of the 16 endpoints owns two descriptor pairs: two for packets to transmit, and two for packets received. Each pair manages two buffers, an EVEN and an ODD, requiring a maximum of 64 descriptors (16 * 2 * 2).

Having EVEN and ODD buffers for each direction allows the CPU to access data in one buffer while the USB module transfers data to or from the other buffer. The USB module alternates between buffers, clearing the UOWN bit in the buffer descriptor automatically when the transaction for that buffer is complete. The use of alternating buffers maximizes data throughput by allowing CPU data access in parallel with data transfer. This technique is referred to as ping-pong buffering. Figure 27-5 illustrates how the endpoints are mapped in the BDT.

27.3.3.2.1 Endpoint Control

Each endpoint is controlled by an Endpoint Control register, U1EPn, that configures the transfer direction, the handshake, and the stalling properties of the endpoint. The Endpoint Control register also allows support of control transfers.

27.3.3.2.2 Host Endpoints

Note: In Host mode, Endpoint 0 has additional bits for auto-retry and hub support.

The host performs all transactions through a single endpoint (Endpoint 0). All other endpoints should be disabled and other endpoint buffers are not be used.

27.3.3.2.3 Device Endpoints

Endpoint 0 must be implemented for a USB device to be enumerated and controlled. Devices typically implement additional endpoints to transfer data.

27.3.3.3 BUFFER MANAGEMENT

The buffers are shared between the CPU and the USB module, and are implemented in system memory. So, a simple semaphore mechanism is used to distinguish current ownership of the BD, and associated buffers, in memory. This semaphore mechanism is implemented by the UOWN bit in each BD.

The USB module clears the UOWN bit automatically when the transaction for that buffer is complete. When the UOWN bit is clear, the descriptor is owned by the CPU – which may modify the descriptor and buffer as necessary.

Software must configure the BDT entry for the next transaction, then set the UOWN bit to return control to the USB module.

A BD is only valid if the corresponding endpoint has been enabled in the U1EPn register. The BDT is implemented in data memory, and the BDs are not modified when the USB module is reset. Initialize the BDs prior to enabling them through the U1EPn. At a minimum, the UOWN bits must be cleared prior to being enabled.

In Host mode, BDT initialization is required before the U1TOK register is written, which triggers a transfer.

Figure 27-2: BDT Address Generation

	BDTBA<22:0>	ENDPOINT<3:0>	DIR	PPBI	FIELD
ľ	31:9	8:5	4	3	2:0

bit 31:9 BDTBA<22:0>: BDT Base Address bits

The 23-bit value is made up of the contents of the U1BDTP3, U1BDTP2 and U1BDTP1 registers.

bit 8:5 ENDPOINT<3:0>: Transfer Endpoint Number bits 0000 = Endpoint 00001 = Endpoint 1 1110 = Endpoint 14 1111 = Endpoint 15 bit 4 **DIR:** Transfer Direction bit 1 = Transmit: SETUP/OUT for host, IN for function 0 = Receive: IN for host, SETUP/OUT for function bit 3 PPBI: Ping-Pong Pointer bit 1 = ODD buffer 0 = EVEN buffer Manipulated by the USB module bit 2:0 Used to access fields within the BD.

27.3.3.3.1 Buffer Descriptor Format

The buffer descriptor is used in the following formats:

- Control
- Status

Buffer descriptor control format, in which software writes the descriptor and hands it to hardware, is shown in Figure 27-3.

Figure 27-3: USB Buffer Descriptor Control Format: Software -> Hardware

Address Offset +0

31 2	6 25	6 15		8 7	6 5	4 3	3 2	1 0
	BYTE_COUNT<9:0>		_	NWOU	DATA0/1 KEEP	NINC	BSTALL	—

Address Offset +4

31																															0
	BUFFER_ADDRESS<31:0>																														

Address Offset +0

bit 25-16 BYTE_COUNT<9:0>: Byte Count bits

Byte count represents the number of bytes to be transmitted or the maximum number of bytes to be received during a transfer.

bit 7 UOWN: USB Own bit

- 1 = USB module owns the BD and its corresponding buffer CPU must not modify the BD or the buffer.
- 0 = CPU owns the BD and its corresponding buffer
 - USB module ignores all other fields in the BD.

USBFRZ is writable in Debug Exception mode only, it is forced to '0' in normal mode.

- **Note:** This bit can be programmed by either the CPU or the USB module, and it must be initialized by the user to the desired value prior to enabling the USB endpoint.
- bit 6 DATA0/1: Data Toggle Packet bit
 - 1 = Transmit a Data 1 packet or Check received PID = DATA1, if DTS = 1
 - 0 = Transmit a Data 0 packet or Check received PID = DATA0, if DTS = 1

bit 5 **KEEP:** BD Keep Enable bit

- 1 = USB will keep the BD indefinitely once UOWN is set
 - U1STAT FIFO will not be updated and TRNIF bit will not be set at the end of each transaction.
- 0 = USB will hand back the BD once a token has been processed
- bit 4 NINC: DMA Address Increment Disable bit
 - 1 = DMA address increment disabled
 - 0 = DMA address increment enabled
- bit 3 **DTS:** Data Toggle Synchronization Enable bit
 - 1 = Data Toggle Synchronization is enabled data packets with incorrect sync value will be ignored
 0 = No Data Toggle Synchronization is performed
 - **Note:** Expected value of DATA PID (DATA0/DATA1) specified in the DATA0/1 field.

bit 2 BSTALL: Buffer Stall Enable bit

- 1 = Buffer STALL enabled STALL handshake issued if a token is received that would use the BD in the given location (UOWN bit remains set, BD value is unchanged).
 Corresponding EPSTALL bit will get set on any STALL handshake.
- 0 = Buffer STALL disabled

Address Offset +4

- bit 31-0 **BUFFER_ADDRESS<31:0>:** Buffer Address bits Starting point address of the endpoint packet data buffer.
 - Note: The individual buffer addresses in the BDT must be physical memory addresses.

Buffer descriptor status format, in which hardware writes the descriptor and hands it back to software, is shown in Figure 27-4.

Figure 27-4: USB Buffer Descriptor Status Format: Hardware -> Software

Address Offset +0

31 26	25 16	15 8 7	7 6 5 4 3 2	1 0
-	BYTE_COUNT<9:0>		ATAO	_

Address Offset +4

31																															0
	BUFFER_ADDRESS<31:0>																														

Address Offset +0

bit 25-16 BYTE_COUNT<9:0>: Byte Count bits

Byte count reflects the actual number of bytes received or transmitted.

bit 7 UOWN: USB Own bit

- 1 = USB module owns the BD and its corresponding buffer
 - CPU must not modify the BD or the buffer.
- $\ensuremath{\texttt{0}}$ = CPU owns the BD and its corresponding buffer
- **Note:** This bit can be programmed by either the CPU or the USB module, and it must be initialized by the user to the desired value prior to enabling the USB endpoint.
- bit 6 DATA0/1: Data Toggle Packet bit
 - 1 = Data 1 packet received
 - 0 = Data 0 packet received

Note: This bit is unchanged when a packet is transmitted.


- bit 5-2 **PID<3:0>:** Packet Identifier bits
 - The current token PID when a transfer completes.

The values written back are the token PID values from the USB specification: 0x1 for an OUT token, 0x9 for an IN token or 0xd for a SETUP token.

In Host mode, this field is used to report the last returned PID or a transfer status indication. The possible values returned are: 0x3 DATA0, 0xb DATA1, 0x2 ACK, 0xe STALL, 0xa NAK, 0x0 Bus Time-out and 0xf Data Error.

Address Offset +4

bit 31-0 **BUFFER_ADDRESS<31:0>:** Buffer Address bits Starting point address of the endpoint packet data buffer.





27.3.3.4 BUFFER DESCRIPTOR CONFIGURATION

The UOWN, DTS and BSTALL bits in each BDT entry control the data transfer for the associated buffer and endpoint.

Setting the DTS bit enables the USB module to perform data toggle synchronization. When DTS is enabled: if a packet arrives with an incorrect DTS, it will be ignored, the buffer remains unchanged, and the packet will be NAK'd (Negatively Acknowledged).

Setting the BSTALL bit causes the USB to issue a STALL handshake if a token is received by the SIE that would use the BD in this location – the corresponding EPSTALL bit is set and a STALLIF interrupt is generated. When the BSTALL bit is set, the BD is not consumed by the USB module (the UOWN bit remains set and the rest of the BD values are unchanged). If a SETUP token is sent to the stalled endpoint, the module automatically clears the corresponding BSTALL bit.

The byte count represents the total number of bytes that are transmitted or received. Valid byte counts range from 0 to 1023. For all endpoint transfers, the byte count is updated by the USB module, with the actual number of bytes transmitted or received, after the transfer is completed. If number of bytes received exceeds the corresponding byte count value written by the firmware, the overflow bit is set and the data is truncated to fit the size of the buffer (as given in the BDT).

27.3.4 Hardware Interface

27.3.4.1 POWER SUPPLY REQUIREMENTS

Power supply requirements for USB implementation vary with the type of application, and are outlined below.

• Device:

Operation as a device requires a power supply for the PIC32MX and the USB transceiver, see Figure 27-6 for an overview of USB implementation as a device.

Embedded Host:

Operation as a host requires a power supply for the PIC32MX, the USB transceiver, and a 5V nominal supply for the USB VBUS. The power supply must be able to deliver 100 mA, or up to 500 mA, depending on the requirements of the devices in the TPL. The application dictates whether the VBUS power supply can be disabled or disconnected from the bus by the PIC32MX application. Figure 27-7 presents an overview of USB implementation as a host.

• OTG Dual Role:

Operation as an OTG dual role requires a power supply for the PIC32MX, the USB transceiver, and a switchable 5V nominal supply for the USB VBUS. An overview of USB implementation as OTG is presented in Figure 27-8.

When acting as an A-device, power must be supplied to VBUS. The power supply must be able to deliver 8 mA, 100 mA or up to 500 mA, depending on the requirements of the devices in the TPL.

When acting as a B-device, power must not be supplied to VBUS. VBUS pulsing can be performed by the USB module or by a capable power supply.

27.3.4.2 VBUS REGULATOR INTERFACE

The VBUSON output can be used to control an off-chip 5V VBUS regulator. The VBUSON pin is controlled by the VBUSON bit (U1OTGCON<3>). VBUSON appears in Figure 27-7 and Figure 27-8.




Figure 27-6: Overview of USB Implementation as a Device






Figure 27-7: Overview of USB Implementation as a Host

27

USB O







27.3.5 Module Initialization

This section describes the steps that must be taken to properly initialize the OTG USB module.

27.3.5.1 ENABLING THE USB HARDWARE

In order to use the USB peripheral, software must set the USBPWR bit (U1PWRC<0>) to '1'. This may be done in start-up boot sequence.

USBPWR is used to initiate the following actions:

- · Start the USB clock
- · Allow the USB interrupt to be activated
- · Select USB as the owner of the necessary I/O pins
- Enable the USB transceiver
- Enable the USB comparators

The USB module and internal registers are reset when USBPWR is cleared. Consequently, the appropriate initialization process must be performed whenever the USB module is enabled, as described in the following subsections. Otherwise, any configuration packet sent to the USB module will be NAK'd, by hardware, until the module is configured.

Note: If the USB module was previously active and was quickly disabled and re-enabled, there is a chance that the module may still be finishing the previous bus activity. In this situation, the firmware should wait for the USBBUSY (U1PWRC<3>) bit to become cleared before attempting to configure and enable the module. Please note that this feature is not available in all devices. Refer to the specific device data sheet for details.

27.3.5.2 INITIALIZING THE BDT

All descriptors for a given endpoint and direction must be initialized prior to enabling the endpoint (for that direction). After a reset, all endpoints are disabled and start with the EVEN buffer for transmit and receive directions.

Transmit descriptors must be written with the UOWN bit cleared to '0' (owned by software). All other transmit descriptor setup may be performed anytime prior to setting the UOWN bit to '1'.

Receive descriptors must be fully initialized to receive data. This means that memory must be reserved for received packet data. The pointer to that memory (Physical Address), and the size reserved in bytes, must be written to the descriptor. The receive descriptor UOWN bit should be initialized to '1' (owned by Hardware). The DTS and STALL bits should also be configured appropriately.

If a transaction is received and the descriptor's UOWN bit is '0' (owned by software), the USB module returns a NAK handshake to the host. Usually, this causes the host to retry the transaction.

27.3.5.3 USB ENABLE/MODE BITS

USB mode of operation is controlled by the following enable bits: OTGEN (U1OTGCON<2>), HOSTEN (U1CON<3>) and USBEN/SOFEN (U1CON<0>).

- OTGEN: Selects whether the PIC32MX is to act as an OTG part (OTGEN = 1) or not. OTG devices support SRP and HNP in hardware with Firmware management and have direct control over the data-line pull-up and pull-down resistors.
- HOSTEN: Controls whether the part is acting in the role of USB Host (HOSTEN = 1) or USB Device (HOSTEN = 0). Note that this role may change dynamically in an OTG application.
- **USBEN/SOFEN:** Controls the connection to USB by enabling the D+ pull-up resistor when the USB module is not configured as a host.

If the USB module is configured as a host, SOFEN controls whether the host is active on the USB link and sends SOF tokens every 1 ms.

Note: The other USB module control registers should be properly initialized before enabling USB via these bits.

27.3.6 Device Operation

All communication on the USB is initiated by the host. Therefore, in device mode, when USB is enabled USBEN = 1 (U1CON<0>), endpoint 0 must be ready to receive control transfers. Initialization of the remaining endpoints, descriptors and buffers can be delayed until the host selects a configuration for the device. Refer to Chapter 9 of the "Universal Serial Bus Specification, Revision 2.0" for more information on this subject.

The following steps are performed to respond to a USB transaction:

- 1. Software pre-initializes the appropriate BDs, and sets the UOWN bits to '1' to be ready for a transaction.
- 2. Hardware receives a TOKEN PID (IN, OUT, SETUP) from the USB host, and checks the appropriate BD.
- 3. If the transaction will be transmitted (IN), the module reads packet data from data memory.
- 4. Hardware receives a DATA PID (DATA0/1), and sends or receives the packet data.
- 5. If a transaction is received (SETUP, OUT), the module writes packet data to data memory.
- The module issues, or waits for, a handshake PID (ACK, NAK, STALL), unless the endpoint is setup as an isochronous endpoint (EPHSHK bit UEPMx<0> is cleared).
- 7. The module updates the BD, and writes the UOWN bit to '0' (SW owned).
- 8. The module updates the U1STAT register, and sets the TRNIF interrupt.
- 9. Software reads the U1STAT register, and determines the endpoint and direction for the transaction.
- 10. Software reads the appropriate BD, completes all necessary processing, and clears the TRNIF interrupt.

Note: For transmitted (IN) transactions (host reading data from the device), the read data must be ready when the Host begins USB signaling. Otherwise, the USB module will send a NAK handshake if UOWN is '0'.

27.3.6.1 RECEIVING AN IN TOKEN IN DEVICE MODE

Perform the following steps when an IN token is received in Device mode:

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Populate the data buffer with the data to send to the host.
- 3. In the appropriate (EVEN or ODD) transmit buffer descriptor for the desired endpoint:
 - a) Set up the control bit fields with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address bit field with the starting address of the data buffer.
 - c) Set the UOWN bit field to '1'.
- 4. When the USB module receives an IN token, it automatically transmits the data in the buffer. Upon completion, the module updates the status bit fields, and sets the transfer complete interrupt (U1IR<TRNIF>).

27.3.6.2 RECEIVING AN OUT TOKEN IN DEVICE MODE

Perform the following steps when an OUT token is received in Device mode:

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer with the amount of data you are expecting from the host.
- 3. In the appropriate (EVEN or ODD) transmit buffer descriptor for the desired endpoint:
 - a) Set up the control bit fields with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
 - b) Set up the address bit field with the starting address of the data buffer.
 - c) Set the UOWN bit of the control bit field to '1'.
- 4. When the USB module receives an OUT token, it will automatically transfer the data the host sent into the buffer. Upon completion, the module updates the status bit fields, and sets the transfer complete interrupt (U1IR<TRNIF>).

27.4 HOST MODE OPERATION

In Host mode, only endpoint 0 is used (all other endpoints should be disabled). Since the host initiates all transfers, the BD does not require immediate initialization. However, the BDs must be configured before a transfer is initiated – which is done by writing to the U1TOK register.

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for initiating the setup, data, and status stages of all control transfers. The acknowledge (ACK or NAK) is generated automatically by the hardware, based on the CRC. Host software is also responsible for scheduling packets so that they do not violate USB protocol. All transfers are performed using the Endpoint 0 Control register (U1EP0) and BDs.

27.4.1 Configuring the SOF Threshold

The module counts down the number of bits that could be transmitted within the current USB full-speed frame. Since 12,000 bits can be transmitted during the 1 ms frame time, a counter (not visible to software) is loaded with the value '12,000' at the start of each frame. The counter decrements once for each bit time in the frame. When the counter reaches zero, the next frame's SOF packet is transmitted, see Figure 27-9.

The SOF threshold register (U1SOF) is used to ensure that no new tokens are started too close to the end of a frame. This prevents a conflict with the next frame's SOF packet. When the counter reaches the threshold value of the U1SOF register (the value in the U1SOF register is in terms of bytes), no new tokens are started until after the SOF has been transmitted. Thus, the USB module attempts to ensure that the USB link is idle when the SOF token needs to be transmitted.

This implies that the value programmed into the U1SOF register must reserve enough time to ensure the completion of the worst-case transaction. Typically, the worst-case transaction is an IN token followed by a maximum-sized data packet from the target, followed by the response from the host. If the host is targeting a low-speed device that is bridging through a full-speed hub, the transaction will also include the special PRE token packets.






Table 27-3 and Table 27-4 show examples of calculating worst-case bit times.

- Note 1: While the U1SOF register value is described in terms of bytes, these examples show the result in terms of bits.
 2: In the accord table, the INL_DATA and HANDSHAKE products are transmitted at law.
 - 2: In the second table, the IN, DATA and HANDSHAKE packets are transmitted at low speed (8 times slower than full speed).
 - **3:** These calculations do not take the possibility that the packet data needs to be bit-stuffed for NRZI encoding into account.

Packet	Fields	Bits
		2
IN	SYNC, PID, ADDR, ENDP, CRC5, EOP	35
Turnaround ⁽¹⁾	-	8
DATA	SYNC, PID, DATA ⁽²⁾ , CRC16, EOP	547
Turnaround	-	2
HANDSHAKE	SYNC, PID, EOP	19
Inter-packet	-	2
Total		613

Table 27-3: Example of SOF Threshold Calculation: Full Speed

Note 1: Inter-packet delay of 2. An additional 5.5 bit times of latency is added to represent a worst-case propagation delay through 5 hubs.

2: Using 64 bytes maximum packet size for this example calculation.

 Table 27-4:
 Example of SOF Threshold Calculation: Low Speed Via Hub

Packet	Fields	Bits	FS Bits
PRE	SYNC, PID	16	16
Hub setup	_	4	4
IN	SYNC, PID, ADDR, ENDP, CRC5, EOP	35	280
Turnaround ⁽¹⁾	-	8	8
DATA	SYNC, PID, DATA ⁽²⁾ , CRC16, EOP	99	792
Turnaround	_	2	2
PRE	SYNC, PID	16	16
HANDSHAKE	SYNC, PID, EOP	19	152
Inter-packet	—	2	2
Total			1272

Note 1: Inter-packet delay of 2. An additional 5.5 bit times of latency is added to represent a worst-case propagation delay through 5 hubs.

2: Packets limited to 8 bytes maximum in Low-Speed mode.

Note: Refer to Section 5.11.3 "Calculating Bus Transaction Times" in the USB 2.0 specification for details on calculating bus transaction time.

27.4.2 Enabling Host Mode and Discovering a Connected Device

To enable Host mode, perform the following steps:

- Enable Host mode (U1CON<HOSTEN> = 1). This enables the D+ and D- pull-down resistors, and disables the D+ and D- pull-up resistors. To reduce noise on the bus, disable the SOF packet generation by writing the SOF enable bit to '0' (U1CON<SOFEN> = 0).
- 2. Enable the device attach interrupt (U1IE<ATTACHIE> = 1).
- Wait for the device attach interrupt (U1IR<ATTACHIF>). This is signaled by the USB device changing the state of D+ or D- from '0' to '1' (SE0 to JSTATE). After it occurs, wait for the device power to stabilize (10 ms is minimum, 100 ms is recommended).
- Check the state of the JSTATE and SE0 bits in the control register U1CON. If U1CON<JSTATE> is '0', the connecting device is low speed; otherwise, the device is full speed.
- If the connecting device is low speed, set the low-speed enable bit in the address register (U1ADDR<LSPDEN>= 1), and the low-speed bit in the Endpoint 0 Control register (U1EP0<LSPD> = 1). But, if the device is full speed, clear these bits.
- 6. Reset the USB device by sending the Reset signaling for at least 50 ms (U1CON<USBRST> = 1). After 50 ms, terminate the Reset (U1CON<USBRST> = 0).
- Enable SOF packet generation to keep the connected device from going into Suspend (U1CON<SOFEN> = 1).
- 8. Wait 10 ms for the device to recover from Reset.
- 9. Perform enumeration as described in Chapter 9 of the USB 2.0 specification.

27.4.2.1 HOST TRANSACTIONS

When acting as a host, a transaction consists of the following:

- 1. Software configures the appropriate BD, and sets the UOWN bit to '1' (HW owned).
- 2. Software checks the state of TOKBUSY (U1CON<5>) to verify that any previous transaction has completed.
- 3. Software writes the address of the target device in the U1ADDR register.
- 4. Software writes the endpoint number and the desired TOKEN PID (IN, OUT or SETUP) to the U1TOK register.
- 5. Hardware reads the BD to determine the appropriate action, and to obtain the pointer to data memory.
- 6. Hardware issues the correct TOKEN PID (IN, OUT, SETUP) on the USB link.
- 7. If the transaction is a transmit transaction (OUT, SETUP), the USB module reads the packet data out of data memory. Then the module follows with the desired DATA PID (DATA0/DATA1) and packet data.
- 8. If the transaction is a receive transaction (IN), the USB module waits to receive the DATA PID and packet data. Hardware writes the packet data to memory.
- 9. Hardware issues or waits for a Handshake PID (ACK, NAK or STALL), unless the endpoint is set up as an Isochronous Endpoint (EPHSHK bit U1EPx<0> is cleared).
- 10. Hardware updates the BD, and writes the UOWN bit to '0' (SW owned).
- 11. Hardware updates the U1STAT register, and sets the TRNIF (U1IR<3>) interrupt.
- 12. Hardware reads the next BD (EVEN or ODD) to see whether it is owned by the USB module. If it is, hardware begins the next transaction.
- 13. Software should read the U1STAT register, and then clear the TRNIF interrupt.

If Software does not set the UOWN bit to '1' in the appropriate BD prior to writing the U1TOK register, the module will read the descriptor and do nothing.

27.4.3 Completing a Control Transaction to a Connected Device

Complete all of the following steps to discover a connected device:

- 1. Set up the Endpoint Control register for bidirectional control transfers, U1EP0<4:0> = 0x0D.
- 2. Place an 8-byte device setup packet in the appropriate memory buffer. See Chapter 9 of the USB 2.0 specification for information on the device framework command set.
- 3. Initialize the current (EVEN or ODD) TX EP0 BD to transfer the 8-byte device framework command (for example, a GET DEVICE DESCRIPTOR command).
 - a) Set the BD control offset 0 to 0x8008 (UOWN bit set, byte count of 8).
 - b) Set the BD data buffer address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command, if it is not already initialized.
- 4. Set the USB address of the target device in the address register U1ADDR<6:0>. After a USB bus Reset, the device USB address will be zero. After enumeration, it must be set to another value, between 1 and 127, by the host software.
- 5. Write the token register with a SETUP command to Endpoint 0, the target device's default control pipe (U1TOK = 0xD0). This will initiate a SETUP token on the bus followed by a data packet. The device handshake will be returned in the PID field of BD status after the packets complete. When the module updates BD status, a transfer done interrupt will be asserted (U1IR<TRNIF>). This completes the setup stage of the setup transfer as described in Chapter 9 of the USB specification.
- 6. To initiate the data stage of the setup transaction (for example, get the data for the GET DEVICE DESCRIPTOR command), set up a buffer in memory to store the received data.
- 7. Initialize the current (EVEN or ODD) RX or TX (RX for IN, TX for OUT) EP0 BD to transfer the data.
 - a) Set the BD control UOWN bit to '1', data toggle (DTS) to DATA1 and byte count to the length of the data buffer.
 - b) Set the BD data buffer address (BD0ADR) to the starting address of the data buffer if it is not already initialized.
- 8. Write the Token register with the appropriate IN or OUT token to Endpoint 0 (the target device's default control pipe), for example, an IN token for a GET DEVICE DESCRIPTOR command (U1TOK = 0x90). This will initiate an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BD status is written and a transfer done interrupt will be asserted (U1IR<TRNIF>). For control transfers with a single packet data phase, this completes the data phase of the setup transaction. If more data needs to be transferred, return to step 6.
- 9. To initiate the status stage of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 10. Initialize the current (EVEN or ODD) TX EP0 BD to transfer the status data.
 - a) Set the BD control to 0x8000 (UOWN bit to '1', data toggle (DTS) to DATA0 and byte count to '0').
 - b) Set the BDT buffer address field to the start address of the data buffer.
- 11. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe) for example, an OUT token for a GET DEVICE DESCRIPTOR command (U1TOK = 0x10). This will initiate a token on the bus, followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the handshake from the device, and a transfer done interrupt will be asserted (U1IR<TRNIF>). This completes the status phase of the setup transaction.

Note: Some devices can only effectively respond to one transaction per frame.

27.4.4 Data Transfer with a Target Device

Complete all of the following steps to discover and configure a connected device.

Write the EP0 Control register (U1EPn) to enable transmit and receive transfers as appropriate with handshaking enabled (unless isochronous transfers are to be used). If the target device is a low-speed device, also set the Low-Speed Enable bit (U1EPn<LSPDEN>). If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit (U1EPn<RETRYDIS>).

Note: Use of automatic indefinite retries can lead to a deadlock condition if the device never responds.

- 2. Set up the current Buffer Descriptor (EVEN or ODD) in the appropriate direction to transfer the desired number of bytes.
- 3. Set the address of the target device in the address register (U1ADDR<6:0>).
- 4. Write the Token register (U1TOK) with an IN or OUT token as appropriate for the desired endpoint. This triggers the module's transmit state machines to begin transmitting the token and the data.
- 5. Wait for the transfer done interrupt (U1IR<TRNIF>). This will indicate that the BD has been released back to the microprocessor and the transfer has completed. If the retry disable bit is set, the handshake (ACK, NAK, STALL or ERROR (0xf)) will be returned in the BD PID field. If a stall interrupt occurs, then the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SE0 for more than 2.5 µs), then the target has detached (U1IR<DETACHIF>).
- 6. Once the transfer done interrupt (U1IR<TRNIF>) occurs, the BD can be examined and the next data packet queued by returning to step 2.

Note: USB speed, transceiver and pull-ups should only be configured during the module setup phase. It is not recommended to change these settings while the module is enabled.

27.4.4.1 USB LINK STATES

Three possible link states are described in the following subsections:

- Reset
- Idle and Suspend
- Resume Signaling

27.4.4.1.1 Reset

As a host, software is required to drive Reset signaling. It may do this by setting USBRST (U1CON<4>). As per the USB specification, the host must drive the Reset for at least 50 ms. (This does not have to be continuous Reset signaling. Refer to the USB 2.0 specification for more information.) Following Reset, the host must not initiate any downstream traffic for another 10 ms.

As a device, the USB module will assert the URSTIF (U1IR<0>) interrupt when it has detected Reset signaling for 2.5 μ s. Software must perform any Reset initialization processing at this time. This includes setting the Address register to 0x00 and enabling Endpoint 0. The URSTIF interrupt will not be set again until the Reset signaling has gone away and then has been detected again for 2.5 μ s.

27.4.4.1.2 Idle and Suspend

The Idle state of the USB is a constant J state. When the USB has been Idle for 3 ms, a device should go into Suspend state. During active operation, the USB host will send a SOF token every 1 ms, preventing a device from going into Suspend state.

Once the USB link is in the Suspend state, a USB host or device must drive resume signaling prior to initiating any bus activity. (The USB link may also be disconnected.)

As a USB host, software should consider the link in Suspend state as soon as software clears the SOFEN (U1CON<0>).

As a USB device, hardware will set the IDLEIF (U1IR<4>) interrupt when it detects a constant Idle on the bus for 3 ms. Software should consider the link in Suspend state when the IDLEIF interrupt is set.

When a Suspend condition has been detected, the software may wish to place the USB hardware in a Suspend mode by setting USUSPEND (U1PWRC<1>). The hardware Suspend mode gates the USB module's 48 MHz clock and places the USB transceiver in a Low-Power mode.

Additionally, the user may put the PIC32MX into Sleep mode while the link is suspended.

27.4.4.1.3 Driving Resume Signaling

If software wants to wake the USB from Suspend state, it may do so by setting RESUME (U1CON<2>). This will cause the hardware to generate the proper resume signaling (including finishing with a low-speed EOP if in host mode).

A USB device should not drive resume signaling unless the Idle state has persisted for at least 5 ms. The USB host also must have enabled the function for remote wake-up.

Software must set RESUME for 1-15 ms if a USB device, or greater than 20 ms if a USB host, then clear it to enable remote wake-up. For more information on RESUME signaling, see Section 7.1.7.7, 11.9 and 11.4.4 in the USB 2.0 specification.

Writing RESUME will automatically clear the special hardware Suspend (low-power) state.

If the part is acting as a USB host, software should, at minimum, set the SOFEN (U1CON<0>) after driving its resume signaling. Otherwise, the USB link would return right back to the Suspend state after 3 ms of inactivity. Also, software must not initiate any downstream traffic for 10 ms following the end of resume signaling.

27.4.4.1.4 Receiving Resume Signaling

When the USB logic detects resume signaling on the USB bus for 2.5 $\mu s,$ hardware will set the RESUMEIF (U1IR<5>) interrupt.

A device receiving resume signaling must prepare itself to receive normal USB activity. A host receiving resume signaling must immediately start driving resume signaling of its own. The special hardware Suspend (low-power) state is automatically cleared upon receiving any activity on the USB link.

Reception of any activity on the USB link (this may be due to resume signaling or a link disconnect) while the PIC32MX is in Sleep mode will cause the ACTVIF (U1OTGIR<4>) interrupt to be set. This will cause wake-up from Sleep.

27.4.4.2 SRP SUPPORT

SRP support is not required by non-OTG applications. SRP may only be initiated at full speed. Refer to the On-The-Go Supplement specification for more information regarding SRP.

An OTG A-device or embedded host may decide to power-down the VBUS supply when it is not using the USB link. Software may do this by clearing VBUSON (U1OTGCON<3>). When the VBUS supply is powered down, the A-device is said to have ended a USB session.

Note: When the A-device powers down the VBUS supply, the B-device must disconnect its pull-up resistor.

An OTG A-device or embedded host may repower the VBUS supply at any time to initiate a new session. An OTG B-device may also request that the OTG A-device repower the VBUS supply to initiate a new session. This is the purpose of the SRP.

Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check that:

- 1. VBUS supply is below the session end voltage.
- 2. Both D+ and D- have been low for at least 2 ms.

The B-device will be notified of condition 1 by the SESENDIF (U1OTGIR<2>) interrupt.

Software can use the LSTATEIF (U1OTGIR<5>) bit and the 1 ms timer to identify condition 2.

The B-device may aid in achieving condition 1 by discharging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).

After these initial conditions are met, the B-device may begin requesting the new session. The B-device then proceeds by pulsing the D+ data line. Software should do this by setting DPPULUP (U10TGCON<7>). The data line should be held high for 5-10 ms.

After data line pulsing, the B-device should complete SRP signaling by pulsing the VBUS supply. This should be done in software by setting VBUSCHG (U10TGCON<1>).

When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by setting VBUSON (U1OTGCON<3>).

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. Afterwards, if the B-device does detect that the VBUS supply has been restored (via the SES-VDIF (U1OTGIR<3>) interrupt), it must reconnect to the USB link by pulling up D+. The A-device must complete the SRP by enabling VBUS and driving Reset signaling.

Refer to the On-The-Go supplement to the USB 2.0 Specification for additional details.

27.4.4.3 HNP

An OTG application with a micro-AB receptacle must support HNP. HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable HNP in the B-device. HNP may only be initiated at full-speed.

After being enabled for HNP by the A-device, the B-device can request to become the host any time that the USB link is in Suspend state by simply indicating a disconnect. Software may accomplish this by clearing the DPPULUP bit (U1OTGCON<7>).

When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as host. The A-device does this by signaling connect as a full-speed device. Software may accomplish this by disabling host operation, HOS-TEN = 0 (U1CON<3>), and connecting as a device (USB_EN = 1). If the A-device instead responds with resume signaling, the A-device will remain as host.

When the B-device detects the connect condition (via ATTACHIF (U1IR<6>)), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.

When the B-device has finished in its role as host, it stops all bus activity and turns on its D+ pull-up resistor by disabling host operations (HOSTEN = 0) and reconnecting as a device (USB_EN = 1).

Then the A-device detects a Suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. Alternatively the A-device may also power-down the VBUS supply to end the session. Otherwise, the A-device continues to provide the VBUS throughout this process.

When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation, and drives Reset signaling.

Refer to the On-The-Go supplement for more information regarding HNP.

27.4.4.4 CLOCK REQUIREMENTS

For proper USB operation, the USB module must be clocked with a 48 MHz clock. This clock source is used to generate the timing for USB transfers; it is the clock source for the SIE. The control registers are clocked at the same speed as the CPU (refer to Figure 27-1).

The USB module clock is derived from the Primary Oscillator (Posc) for USB operation. A USB PLL and input prescalers are provided to allow 48 MHz clock generation from a wide variety of input frequencies. The USB PLL allows the CPU and the USB module to operate at different frequencies while both use the Posc as a clock source. To prevent buffer overruns and timing issues, the CPU core must be clocked at a minimum of 16 MHz.

The USB module can also use the on-board Fast RC oscillator (FRC) as a clock source. When using this clock source, the USB module will not meet the USB timing requirements. The FRC clock source is intended to allow the USB module to detect a USB wake-up and report it to the interrupt controller when operating in low-power modes. The USB module must be running from the Primary oscillator before beginning USB transmissions.

27.5 INTERRUPTS

The USB module uses interrupts to signal USB events such as a change in status, data received and buffer empty events, to the CPU. Software must be able to respond to these interrupts in a timely manner.

27.5.1 Interrupt Control

Each interrupt source in the USB module has an interrupt flag bit and a corresponding enable bit. In addition, the UERRIF bit (U1IR<1>) is a logical OR of all the enabled error flags and is read-only. The UERRIF bit can be used to check the USB module for events while in an Interrupt Service Routine (ISR).

27.5.2 USB Module Interrupt Request Generation

The USB module can generate interrupt requests from a variety of events. To interface these interrupts to the CPU, the USB interrupts are combined such that any enabled USB interrupt will cause a generic USB interrupt (if the USB interrupt is enabled) to the interrupt controller, see Figure 27-11. The USB ISR must then determine which USB event(s) caused the CPU interrupt and service them appropriately. There are two layers of interrupt registers in the USB module. The top level of bits consists of overall USB status interrupts in the U10TGIR and U1IR registers. The U10TGIR and U1IR bits are individually enabled through the corresponding bits in the U10TGIE and U1IE registers. In addition, the USB Error Condition bit (UERRIF) passes through any interrupt conditions in the U1EIR register enabled via the U1EIE register bits.

27.5.3 Interrupt Timing


Interrupts for transfers are generated at the end of the transfer. Figure 27-10 shows some typical event sequences that can generate a USB interrupt and when that interrupt is generated. There is no mechanism by which software can manually set an interrupt bit.

The values in the Interrupt Enable registers (U1IE, U1EIE, U1OTGIE) only affect the propagation of an interrupt condition to the CPU's interrupt controller. Even though an interrupt is not enabled, interrupt flag bits can still be polled and serviced.


27.5.4 Interrupt Servicing

Once an interrupt bit has been set by the USB module (in U1IR, U1EIR or U1OTGIR), it must be cleared by software by writing a '1' to the appropriate bit position to clear the interrupt. The USB Interrupt, USBIF (IFS1<25>), must be cleared before the end of the ISR.

Figure 27-10: Typical Events for USB Interrupts







27

27.6 I/O PINS

Table 27-5 summarizes the use of pins relating to the USB module.

 Table 27-5:
 Pins Associated with the USB Module

Mode	Pin Name	Module Control	Controlling Bit Field ⁽¹⁾	Required TRIS Bit Setting	Pin Type	Description
Embedde	ed Host ⁽⁴⁾					
	D+	USBEN	—	_	U	Data line +
	D-	USBEN	—	_	U	Data line -
	VBUS	USBEN	—	_	A, I	USB bus power monitor
	VBUSON	USBEN	VBUSON	_	D, O	Output to control supply for VBUS
	VBUSON	USBEN	FVBUSONIO ^(2,3)	1	D, I	General purpose digital input
	VBUSON	USBEN	FVBUSONIO ^(2,3)	0	D, O	General purpose digital output
	VUSB	_	—	_	Р	Power in for USB transceiver
	ID	USBEN	—	_	R	Reserved; do not connect
	ID	USBEN	FUSBIDIO ^(2,3)	1	D, I	General purpose digital input
	ID	USBEN	FUSBIDIO ^(2,3)	0	D, O	General purpose digital output
Device						
	D+	USBEN	—	—	U	Data line +
	D-	USBEN	—	—	U	Data line -
	VBUS	USBEN	—	—	A, I	USB bus power monitor
	VBUSON	—	—	—	R	Reserved
	VBUSON	USBEN	FVBUSONIO ^(2,3)	1	D, I	General purpose digital input
	VBUSON	USBEN	FVBUSONIO ^(2,3)	0	D, O	General purpose digital output
	VUSB	_	—		Р	USB internal transceiver supply
	ID	_	—	_	R	Reserved
	ID	USBEN	FUSBIDIO ^(2,3)	1	D, I	General purpose digital input
	ID	USBEN	FUSBIDIO ^(2,3)	0	D, O	General purpose digital output
Legend:	I = Input U = USB		O = Output P = Power		Analog Reserve	D = Digital

Note 1: All pins are subject to the device pin priority control. See the specific device data sheet for further details.

2: Refer to Section 32. "Configuration" (DS61124) for information on these bits.

3: These bits are not available on all devices. Refer to the specific device data sheet for details.

4: The VBUSON pin cannot be reclaimed for I/O usage when operating in Host mode or OTG mode, as it is required for USB operation.

5: The ID pin cannot be reclaimed for I/O usage when operating in OTG mode, as it is required for USB operation.

Mode	Pin Name	Module Control	Controlling Bit Field ⁽¹⁾	Required TRIS Bit Setting	Pin Type	Description
OTG ^(4,5)						
	D+	USBEN	—	—	U	Data line +
	D-	USBEN	—		U	Data line -
	VBUS	USBEN	VBUSCHG, VBUSDIS	_	A, I/O	USB bus power monitor
	VBUSON	USBEN	VBUSCHG, VBUSDIS, VBUSON	_	D, O	USB Host and OTG bus power control output
	VBUSON	USBEN	FVBUSONIO ^(2,3)	1	D, I	General purpose digital input
	VBUSON	USBEN	FVBUSONIO ^(2,3)	0	D, O	General purpose digital output
	VUSB	_	—		Р	Power in for USB transceiver
	ID	USBEN	—		D, I	OTG mode host/device select input
	ID	USBEN	FUSBIDIO ^(2,3)	1	D, I	General purpose digital input
	ID	USBEN	FUSBIDIO ^(2,3)	0	D, O	General purpose digital output
USB Disa	abled				•	
	D+	USBEN	—	1	D, I	General purpose digital input
	D-	USBEN	—	1	D, I	General purpose digital input
	VBUS	USBEN	—		R	Reserved
	VBUSON	USBEN	—	0	D, O	General purpose digital input
	VBUSON	USBEN	—	1	D, I	General purpose digital output
	VUSB	USBEN	—	_	R	Reserved
	ID	USBEN	—	1	D, I	General purpose digital input
	ID	USBEN	—	0	D, O	General purpose digital output
Legend:	I = Input U = USB		O = Output P = Power		Analog Reserve	D = Digital

 Table 27-5:
 Pins Associated with the USB Module (Continued)

Note 1: All pins are subject to the device pin priority control. See the specific device data sheet for further details.

2: Refer to Section 32. "Configuration" (DS61124) for information on these bits.

3: These bits are not available on all devices. Refer to the specific device data sheet for details.

4: The VBUSON pin cannot be reclaimed for I/O usage when operating in Host mode or OTG mode, as it is required for USB operation.

5: The ID pin cannot be reclaimed for I/O usage when operating in OTG mode, as it is required for USB operation.

27.7 OPERATION IN DEBUG AND POWER-SAVING MODES

27.7.1 Operation in Sleep

Use of Sleep mode is only recommended in two cases:

- USB module is disabled
- USB module is in a Suspend state

Placing the USB module in Sleep mode while the bus is active can result in violating USB protocol.

When the device enters Sleep mode, the clock to the USB module is maintained. The effect on the CPU clock source is dependent on the USB and CPU clock configuration.

- If the CPU and USB were using the Primary Oscillator (POSC) source, the CPU is disconnected from the clock source when entering Sleep and the oscillator is left in Enabled state for the USB module.
- If the CPU was using a different clock source, that clock source is disabled on entering Sleep, and the USB clock source is left Enabled.

To further reduce power consumption, the USB module can be placed in Suspend mode. This can be done prior to placing the CPU in Sleep using the USUSPEND (U1PWRC<1>) bit or it can be done automatically when the CPU enters Sleep using the UASUSPND (U1CNFG1<0>) bit.

Note: The UASUSPND feature is not available on all devices. Refer to the specific device data sheet for details.

- If the CPU and USB were using the Primary Oscillator (Posc) source, the oscillator is disabled when the CPU enters Sleep.
- If the CPU was not sharing Posc with the USB module, Posc will be disabled when the USB module enters Suspend. The CPU clock source will be disabled when the CPU enters Sleep.

27.7.1.1 BUS ACTIVITY COINCIDENT WITH ENTERING SLEEP MODE

Software is unable to predict bus activity therefore even when software has determined that the USB link is in a state safe for entering Sleep, bus activity can still occur, potentially placing USB in a non-safe link state. The USLPGRD (U1PWRC<4>) and UACTPND (U1PWRC<7>) bits can be used to prevent this. Before entering the sensitive code region, software can set the GUARD bit so that hardware will prevent the device from entering Sleep mode (by generating a wake-up event) if activity is detected or if there is a notification pending. UACTPND should be polled to ensure no interrupt is pending before attempting to enter Sleep.

27.7.2 Operation in Idle Mode

When the device enters Idle mode, the behavior of the USB module is determined by the PSIDL bit.

27.7.2.1 IDLE OPERATION WITH PSIDL CLEARED

When the bit is clear, the clock to the CPU is gated off but the clock to the USB module is maintained when in Idle mode. The USB module can therefore continue operation while the CPU is Idle. When enabled USB interrupts are generated they will bring the CPU out of Idle.

27.7.2.2 IDLE OPERATION WITH PSIDL SET

When the PSIDL bit is set, the clock to the CPU and the clock to the USB module are both gated off. In this mode the USB module does not continue normal operation and has lower power consumption. Any USB activity can be used to generate an interrupt to bring the CPU out of Idle.

To further increase power savings, the CPU clock source and USB clock sources can be switched to FRC before entering Idle mode. This will cause the Posc module to power down. When the Posc module is re-enabled, start-up delays will apply. This mode of operation should only be used when the bus is idle.


27.7.3 Operation in Debug Modes


27.7.3.1 EYE PATTERN

To assist with USB hardware debugging and testing, an eye pattern test generator is incorporated into the module. This pattern is generated by the module when the UTEYE bit (U1CNFG1<7>) is set. The USB module must be enabled, USBPWR (PWRC<0> = 1), the USB 48 MHz clock must be enabled, SUSPEND (U1PWRC<1>) = 0, and the module is not in Freeze mode.

Once the UTEYE bit is set, the module will start transmitting a **J-K-J-K** bit sequence. The bit sequence will be repeated indefinitely while the Eye Pattern Test mode is enabled (see Figure 27-12).

Note: The UTEYE bit should never be set while the module is connected to an actual USB system. The mode is intended for board verification to aid with USB certification tests.





27.8 EFFECTS OF A RESET

All forms of Reset force the USB module registers to the default state.

Note: The USB module cannot ensure the state of the BDT, nor that of the packet data buffers contained in RAM, following a Reset.

27.8.1 Device Reset (MCLR)

A device Reset forces all USB module registers to their Reset state. This turns the USB module off.

27.8.2 Power-on Reset (POR)

A POR Reset forces all USB module registers to their Reset state. This turns the USB module off.

27.8.3 Watchdog Timer Reset (WDT)

A WDT Reset forces all USB module registers to their Reset state. This turns the USB module off.

27.9 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32MX device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the USB OTG module are:

Title	Application Note #
USB Embedded Host Stack	AN1140
USB Embedded Host Stack Programmer's Guide	AN1141
USB Mass Storage Class on an Embedded Host	AN1142
Using a USB Flash Drive with an Embedded Host	AN1145
USB HID Class on an Embedded Device	AN1163
USB CDC Class on an Embedded Device	AN1164
USB Generic Function on an Embedded Device	AN1166
USB Mass Storage Class on an Embedded Device	AN1169
USB Device Stack for PIC32 Programmer's Guide	AN1176

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32MX family of devices.

© 2009 Microchip Technology Inc.

27.10 REVISION HISTORY

Revision A (February 2008)

This is the initial released version of this document.

Revision B (April 2008)

Revised status to Preliminary; Revised U-0 to r-x; Revised Figure 27-1; Revised Table 27-5.

Revision C (July 2008)

Revised Registers 27-23 (IFS1) and 27-24 (IEC1); Revised Figures 27-3 and 27-4; Change Reserved bits from "Maintain as" to "Write".

Revision D (July 2009)

This revision includes the following changes:

- · Changed all references to DMA Controller to Bus Master
- Updated Section 27.2.19 "Associated Registers"
- USB Register Summary (Table 27-1):
 - Removed all references to the Clear, Set and Invert registers
 - Removed references to the OSCON, IFS1, IEC1 and DEVCFG2 registers
 - Added the USBBUSY and UASUSPND bits
 - Added the Address Offset column
 - Added Notes 1, 2 and 3, which describe the Clear, Set and Invert registers
- Added Notes describing the Clear, Set and Invert registers to the following registers:
 - U1OTGIR
 - U1OTGIE
 - U1OTGCON
 - U1PWRC
 - U1IR
 - U1IE
 - U1EIR
 - U1EIE
 - U1STAT
 - U1CON
 - U1ADDR
 - U1FRML
 - U1FRMH
 - U1TOK
 - U1SOF
 - U1BDTP1, U1BDTP2 and U1BDTP3
 - U1CNFG1
 - U1EPn (where n = 0 through 15)
- Added the USBBUSY bit definition to the U1PWRC: USB Power Control Register (Register 27-5)
- Added the UASUSPND bit definition to the U1CNFG1: USB Configuration 1 Register (Register 27-20)
- Removed these registers: OSCCON, IFS1, IEC1 and DEVCFG2
- Updated the last column of BDT Address Generation (Figure 27-2) from FSOTG to FIELD
- Added Note 1 and Note 2 to Buffer Management Overview (Figure 27-5)
- Added a note after the last paragraph in Section 27.3.5 "Module Initialization"
- Added the FVBUSONIO and FUSBIDIO controlling bit fields to Table 27-5: Pins Associated with the USB Module
- Changed references to the USBSIDL bit to PSIDL in Section 27.7.2 "Operation in Idle Mode"

Revision D (July 2009) (Continued)

- Removed Section 27.7.3.2 "USB OE Monitor"
- Added Note 4 and Note 5 to Table 27-5
- Added applications note AN1140, AN1142 and AN1145 to Section 27.9 "Related Application Notes"

Revision E (August 2009)

This revision includes the following changes:

- USB Register Summary (Table 27-1):
 - Removed Notes 1, 2 and 3, which described the Clear, Set and Invert registers
- Removed Notes describing the Clear, Set and Invert registers from the following registers:
 U1OTGIR
 - U1OTGIE
 - U1OTGCON
 - U1PWRC
 - U1IR
- U1IE
- U1EIR
- U1EIE
- U1STAT
- U1CON
- U1ADDR
- U1FRML
- U1FRMH
- U1TOK
- U1SOF
- U1BDTP1, U1BDTP2 and U1BDTP3
- U1CNFG1
- U1EPn (where n = 0 through 15)

© 2009 Microchip Technology Inc.

NOTES: