

Section 16. Output Compare

HIGHLIGHTS

This section of the manual contains the following topics:

16.1	Introduction	
16.2	Output Compare Registers	
16.3	Operation	
16.4	Interrupts	
16.5	I/O Pin Control	
16.6	Operation In Power-Saving and DEBUG Modes	
16.7	Effects of Various Resets	
16.8	Output Compare Application	
16.9	Design Tips	
16.10	Related Application Notes	
16.11	Revision History	

Outp

16.1 INTRODUCTION

The Output Compare module is primarily used to generate a single pulse or a train of pulses in response to selected time base events.

The following are some of the key features of the Output Compare module:

- Multiple output compare modules in a device
- Single and Dual Compare modes
- · Single and continuous output pulse generation
- Pulse-Width Modulation (PWM) mode
- · Programmable interrupt generation on compare event
- Hardware-based PWM Fault detection and automatic output disable
- · Programmable selection of 16 or 32-bit time bases
- Can operate from either of two available 16-bit time bases or a single 32-bit time base





- **Note 1:** Where 'x' is shown, reference is made to the registers associated with the respective output compare channels 1 through 5.
 - 2: OCFA pin controls OC1-OC4 channels. OCFB pin controls OC5 channels.
 - **3:** Each output compare channel can use one of two selectable 16-bit time bases or a single 32-bit time base. Refer to the device data sheet for the time bases associated with the module.

16.2 OUTPUT COMPARE REGISTERS

Note: Each PIC32MX device variant may have one or more Output Compare modules. An 'x' used in the names of pins, control/Status bits and registers denotes the particular module. Refer to the specific device data sheets for more details.

Each Output Compare module consists of the following Special Function Registers (SFRs):

- OCxCON: Control register for the OCMP module 'x' OCxCONCLR, OCxCONSET, OCxCONINV: Atomic Bit Manipulation Write-only Registers for OCxCON
- OCxR: Data register for the module 'x' OCxRCLR, OCxRSET, OCxRINV: Atomic Bit Manipulation Write-only Registers for OCxR
- OCxRS: Secondary data register for the module 'x'
 OCxRSCLR, OCxRSSET, OCxRSINV: Atomic Bit Manipulation Write-only Registers for OCxRS
- T2CON: Time Base Register
 T2CONCLR, T2CONSET, T2CONINV: Atomic Bit Manipulation Write-only Registers for
 T2CON
- T3CON: Time Base Register T3CONCLR, T3CONSET, T3CONINV: Atomic Bit Manipulation Write-only Registers for T3CON
- TMR2: Timer Register TTMR2CLR, TMR2SET, TMR2INV: Atomic Bit Manipulation Write-only Registers for TMR2
- TMR3: Timer Register
 TMR3CLR, TMR3SET, TMR3INV: Atomic Bit Manipulation Write-only Registers for TMR3
- PR2: Period 2 Register
 PR2CLR, PR2SET, PR2INV: Atomic Bit Manipulation Write-only Registers for PR2
- PR3: Period 3 Register PR3CLR, PR3SET, PR3INV: Atomic Bit Manipulation Write-only Registers for PR3

Each timer module also has the following associated bits for interrupt control:

- OC5IF, OC4IF, OC3IF, OC2IF, OC1IF: Interrupt Flag Status Bits in IFS0 INT Register
- OC5IE, OC4IE, OC3IE, OC2IE, OC1IE: Interrupt Enable Control Bits in IEC0 INT Register
- OC1IP<2:0>: Interrupt Priority Control Bits in IPC1 INT Registers
- OC1IS<1:0>: Interrupt Subpriority Control Bits in IPC1 INT Registers
- OC2IP<2:0>: Interrupt Priority Control Bits in IPC2 INT Registers
- OC2IS<1:0>: Interrupt Subpriority Control Bits in IPC2 INT Registers
- OC3IP<2:0>: Interrupt Priority Control Bits in IPC3 INT Registers
- OC3IS<1:0>: Interrupt Subpriority Control Bits in IPC3 INT Registers
- OC4IP<2:0>: Interrupt Priority Control Bits in IPC4 INT Registers
- OC4IS<1:0>: Interrupt Subpriority Control Bits in IPC4 INT Registers
- OC5IP<2:0>: Interrupt Priority Control Bits in IPC5 INT Registers
- OC5IS<1:0>: Interrupt Subpriority Control Bits in IPC5 INT Registers

The following table summarizes all Output-Compare-related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

 Table 16-1:
 Output Compare SFR Summary

Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
OCxCON	31:24	—	—	_	—	_	—	_	
	23:16	—	—	—	—	—	—	—	—
	15:8	ON	FRZ	SIDL	—	—	—	—	_
	7:0	—	—	OC32	OCFLT	OCTSEL		OCM<2:0>	
OCxCONCLR	31:0		Write c	lears selected	bits in OCxC	ON; read yield	ls an undefine	ed value	
OCxCONSET	31:0	Write sets selected bits in OCxCON; read yields an undefined value							
OCxCONINV	31:0	Write inverts selected bits in OCxCON; read yields an undefined value							
OCxR	31:24	OCxR<31:24>							
	23:16				OCxR<	<23:16>			
	15:8				OCxR	<15:8>			
	7:0				OCxF	R<7:0>			
OCxRCLR	31:0		Write	clears selecte	ed bits in OCx	R; read yields	an undefined	value	
OCxRSET	31:0		Write	e sets selecte	d bits in OCxR	R; read yields	an undefined	value	
OCxRINV	31:0		Write inverts selected bits in OCxR; read yields an undefined value						
OCxRS	31:24				OCxRS	<31:24>			
	23:16				OCxRS	<23:16>			
	15:8				OCxRS	S<15:8>			
	7:0				OCxR	S<7:0>			
OCxRSCLR	31:0		Write	clears selecte	d bits in OCxF	RS; read yield	s an undefine	d value	
OCxRSSET	31:0		Write	sets selected	bits in OCxR	S; read yields	an undefined	value	
OCxRSINV	31:0		Write i	nverts selecte	d bits in OCxI	RS; read yield	s an undefine	d value	
IFS0	31:24	I2C1MIF	I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF
	23:16	SPI1EIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF
	15:8	INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC3IF	T2IF
	7:0	INT1IF	OC1IF	IC1IF	T1IF	INTOIF	CS1IF	CS0IF	CTIF
IFS0CLR	31:0		Write	clears the se	lected bits in I	FS0, read yie	lds undefined	value	
IFS0SET	31:0	Write sets the selected bits in IFS0, read yields undefined value							
IFS0INV	31:0		Write	inverts the se	elected bits in	IFS0, read yie	lds undefined	value	
IEC0	31:24	I2C1MIE	I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE
	23:16	SPI1EIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE
	15:8	INT3IE	OC3IE	IC3IE	T3IE	INT2IE	OC2IE	IC2IE	T2IE
	7:0	INT1IE	OC1IE	IC1IE	T1IE	INTOIE	CS1IE	CS0IE	CTIE
IEC0CLR	31:0		Write	clears the se	lected bits in I	EC0, read yie	lds undefined	value	
IEC0SET	31:0		Write	e sets the sele	ected bits in IE	C0, read yield	ds undefined v	value	
IEC0INV	31:0		Write	inverts the se	lected bits in l	IEC0, read yie	lds undefined	value	
IPC1	31:24	—	—	—		INT1IP<2:0>		INT1IS	3<1:0>
	23:16	_		—		OC1IP<2:0>		OC1IS	3<1:0>
	15:8	—	—	—		IC1IP<2:0>		IC1IS	<1:0>
	7:0	—	—	—		T1IP<2:0>		T1IS	<1:0>
IPC1CLR	31:0		Write	clears the se	lected bits in I	PC1, read yie	lds undefined	value	
IPC1SET	31:0		Write	e sets the sele	ected bits in IF	PC1, read yield	ds undefined v	value	
IPC1INV	31:0		Write	inverts the se	lected bits in l	IPC1, read yie	lds undefined	value	

Table 16-1:	Outp	out Compare	e SFR Sumi	nary (Conti	nued)					
Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
IPC2	31:24	—	—	—		INT2IP<2:0>		INT2IS<1:0>		
	23:16	_	—	_		OC2IP<2:0>		OC2IS	S<1:0>	
	15:8	_	—	_		IC2IP<2:0>		IC2IS	<1:0>	
	7:0		—	_		T2IP<2:0>		T2IS-	<1:0>	
IPC2CLR	31:0		Write	clears the se	lected bits in I	PC2, read yie	lds undefined	value		
IPC2SET	31:0		Write	e sets the sele	ected bits in IP	C2, read yield	ds undefined v	/alue		
IPC2INV	31:0		Write	inverts the se	lected bits in I	PC2, read yie	lds undefined	value		
IPC3	31:24	_	—	—		INT3IP<2:0>		INT3IS	S<1:0>	
	23:16	_	—	_		OC3IP<2:0>		OC3IS	S<1:0>	
	15:8		—	_		IC3IP<2:0>		IC3IS	<1:0>	
	7:0		—	_		T3IP<2:0>		T3IS•	<1:0>	
IPC3CLR	31:0		Write	clears the se	lected bits in I	PC3, read yie	lds undefined	value		
IPC3SET	31:0		Write	e sets the sele	ected bits in IP	C3, read yield	ds undefined v	/alue		
IPC3INV	31:0		Write	inverts the se	lected bits in I	PC3, read yie	lds undefined	value		
IPC4	31:24	—	—	—		INT4IP<2:0>		INT4IS	S<1:0>	
	23:16	—	—	_		OC4IP<2:0>		OC4IS	S<1:0>	
	15:8	—	—	_		IC4IP<2:0>		IC4IS	<1:0>	
	7:0	_	—			T4IP<2:0>		T4IS	<1:0>	
IPC4CLR	31:0		Write	clears the se	lected bits in I	PC4, read yie	lds undefined	value		
IPC4SET	31:0		Write	e sets the sele	ected bits in IP	C4, read yield	ds undefined v	/alue		
IPC4INV	31:0		Write	inverts the se	lected bits in I	PC4, read yie	lds undefined	value		
IPC5	31:24	_	—	—		SPI1IP<2:0>		SPI1IS	S<1:0>	
	23:16		—	_		OC5IP<2:0>		OC5IS	S<1:0>	
	15:8	_	—	_		IC5IP<2:0>		IC5IS	<1:0>	
	7:0	_	—	_		T5IP<2:0>		T5IS-	<1:0>	
IPC5CLR	31:0		Write	clears the se	lected bits in I	PC5, read yie	lds undefined	value		
IPC5SET	31:0		Write	e sets the sele	ected bits in IP	C5, read yield	ds undefined v	/alue		
IPC5INV	31:0		Write	inverts the se	lected bits in I	PC5, read yie	lds undefined	value		
T2CON	31:24	_	—	—	—	—	—	—	—	
	23:16	_	—	_	—	_	_	—	—	
	15:8	ON	FRZ	SIDL	—	—	_	—	_	
	7:0	TGATE		TCKPS<2:0>		T32	_	TCS	_	
T2CONCLR	31:0		Write	e clears select	ed bits in T2C	ON; read yiel	ds undefined	value		
T2CONSET	31:0		Wri	e sets selecte	ed bits in T2CC	ON; read yield	s undefined v	alue		
T2CONINV	31:0		Write	inverts selec	ted bits in T2C	ON; read yiel	ds undefined	value		
T3CON	31:24	_	—	—	—	—	—	—	_	
	23:16	_	—	_	—	—	_	—	_	
	15:8	ON	FRZ	SIDL	—	_	_	—	_	
	7:0	TGATE		TCKPS<2:0>		_	_	TCS	_	
T3CONCLR	31:0		Write	e clears select	ed bits in T3C	ON; read yiel	ds undefined	value		
T3CONSET	31:0		Wri	e sets selecte	ed bits in T3C0	ON; read yield	s undefined v	alue		
T3CONINV	31:0		Write	inverts selec	ted bits in T3C	CON; read yiel	ds undefined	value		

Name	•	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0	
TMR2	31:24	—	—	_	—	—	—	_	—	
	23:16	—	—	_	—	—	—	_		
	15:8				TMRx	<15:8>				
	7:0		TMRx<7:0>							
TMR2CLR	31:0		Write clears selected bits in TMRx, read yields undefined value							
TMR2SET	31:0		Write sets selected bits in TMRx, read yields undefined value							
TMR2INV	31:0	Write inverts selected bits in TMRx, read yields undefined value								
TMR3	31:24	—	—	—	—	—	—	—		
	23:16	6 — — — — — — — — · · · · · · · · · · ·							_	
	15:8									
	7:0				TMR>	<7:0>				
TMR3CLR	31:0		Writ	e clears selec	cted bits in TM	IRx, read yield	ls undefined v	alue		
TMR3SET	31:0		Wr	ite sets select	ed bits in TMF	Rx, read yields	s undefined va	alue		
TMR3INV	31:0		Writ	e inverts selee	cted bits in TM	IRx, read yield	ds undefined v	/alue		
PR2	31:24	_	_		—	—	_	_	—	
	23:16	_	_		_	—	_	_		
	15:8	PR2<15:8>								
	7:0				PR2	<7:0>				
PR2CLR	31:0		Write clears selected bits in PR2; read yields undefined value							
PR2SET	31:0		W	rite sets selec	ted bits in PR	2; read yields	undefined va	lue		
PR2INV	31:0		Wri	te inverts sele	ected bits in Pl	R2; read yield	s undefined v	alue		
PR3	31:24	—	—	_	—	—	—	—	—	
	23:16	—	—	—	—	—	—	—	—	
	15:8				PR3<	:15:8>				
	7:0				PR3-	<7:0>				
PR3CLR	31:0		Wr	ite clears sele	cted bits in Pl	R3; read yields	s undefined va	alue		
PR3SET	31:0		W	rite sets selec	ted bits in PR	3; read yields	undefined va	lue		
PR3INV	31:0		Wri	te inverts sele	ected bits in Pl	R3; read yield	s undefined v	alue		

Table 16-1:	Output Compare SFR Summary (Continued)
-------------	--

Section 16. Output Compare

Register 16-1:	OCxCON: C	Output Compar	e 'x' Control	Register			
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	_	—			—		—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		—		—		—	
bit 23							bit 16
DAMA	DAALO	DAAL O]
R/W-0	R/W-0	R/W-0	r-x	r-x	r-x	r-x	r-x
UN hit 15	FRZ	SIDL	_		_		— hit 0
DIT 15							DIT 8
r-v	r_v	P/M-0	P_0	P/M/-0	P/\/_0		P///_0
		0032			N/ VV-U	OCM-2:05	N/W-0
bit 7		0032		OUTOLL		00101<2.02	hit 0
bit /							bit 0
Legend:							
R = Readable I	oit	W = Writable I	oit	P = Programr	nable bit	r = Reserved b	oit
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	'n)		
· ·							
bit 31-16	Reserved: W	rite '0'; ignore r	ead				
bit 15	ON: Output C	ompare Periph	eral On bit				
	1 = Output C	ompare periphe	eral is enabled				
	0 = Output C	ompare periphe	eral is disabled	and not drawi	ng current. SF	R modifications	are allowed.
	Note: When	usina 1:1 PBC	LK divisor. the	ale not allected	ire should not	read/write the i	peripheral's
	SFRsi	in the SYSCLK	cycle immedia	ately following th	ne instruction t	hat clears the m	odule's ON
	bit.						
bit 14		IN Debug Excep	otion Mode bit	abura Evenation	ma a da		
	1 = Freeze o 0 = Continue	operation when	n CPU enters De	Debua Exception	nnode on mode		
	Note: FRZ is	writable in Deb	bug Exception	mode only, it is	forced to '0' ir	n normal mode.	
bit 13	SIDL: Stop in	IDLE Mode bit					
	1 = Discontin	ue operation w	hen CPU ente	rs IDLE mode			
	0 = Continue	operation in ID	LE mode				
bit 12-6	Reserved: W	rite '0'; ignore r	ead				
bit 5	OC32: 32-bit	Compare Mode	e bit vDC - 24-0		noviciono to th	- 00 hit timer a	
	1 = OCxR<3 $0 = OCxR<1$	5:0> and OCxR	S<15:0> are i	e used for com	risons to the 1	6-bit timer sourc	ource ce
bit 4	OCFLT: PWM	I Fault Conditio	n Status bit ⁽¹⁾				
	1 = PWM Fa	ault condition ha	as occurred (cl	eared in HW or	nly)		
	0 = No PWN	I Fault condition	has occurred	1			
h# 2		t is only used w	/nen UCM<2:(J> = '111'.			
DIT 3	1 = Timer3 is	the clock sour	ther Select bi	ı MP module			
	0 = Timer2 is	s the clock sour	ce for this OC	MP module			
	Refer to the d	evice data shee	et for specific t	ime bases avai	ilable to the Ou	utput Compare r	nodule.

Note 1: Reads as '0' in modes other than PWM mode.

16

Output Compare

Register 16-1: OCxCON: Output Compare 'x' Control Register (Continued)

- OCM<2:0>: Output Compare Mode Select bits
- 111 = PWM mode on OCx; Fault pin enabled
- 110 = PWM mode on OCx; Fault pin disabled
- 101 = Initialize OCx pin low; generate continuous output pulses on OCx pin
- 100 = Initialize OCx pin low; generate single output pulse on OCx pin
- 011 = Compare event toggles OCx pin
- 010 = Initialize OCx pin high; compare event forces OCx pin low
- 001 = Initialize OCx pin low; compare event forces OCx pin high
- 000 = Output compare peripheral is disabled but continues to draw current
- **Note 1:** Reads as '0' in modes other than PWM mode.

bit 2-0

Register 16-2: OCxCONCLR: Output Compare 'x' Control Clear Register

R/W-x

Write clears selected bits in OCxCON, read yields undefined value

bit 31

bit 31-0 Clears selected bits in OCxCON

A write of '1' in one or more bit positions clears the corresponding bit(s) in OCxCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCxCONCLR = 0x00008001 will clear bits 15 and 0 in the OCxCON register. localValue = OCxCONCLR will yield an undefined value.

Register 16-3: OCxCONSET: Output Compare 'x' Control Set Register

R/W-x	
Write sets selected bits in OCxCON, read yields undefined value	
bit 31	bit 0

bit 31-0 Sets selected bits in OCxCON

A write of '1' in one or more bit positions sets the corresponding bit(s) in OCxCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCXCONSET = 0x00008001 will set bits 15 and 0 in the OCxCON register. localValue = OCXCONSET will yield an undefined value.

|--|

R/W-x	
Write inverts selected bits in OCxCON, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in OCxCON

A write of '1' in one or more bit positions inverts the corresponding bit(s) in OCxCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCxCONINV = 0x00008001 will invert bits 15 and 0 in the OCxCON register. localValue = OCxCONINV will yield an undefined value. bit 0

Register 16-5:	OCxR: Ou	tput Compare 'x	x' Compare F	Register			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCR<	31:24>			
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCR<	23:16>			
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCR<	:15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCR	<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	bit	W = Writable	bit	P = Program	mable bit	r = Reserved	bit
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknow	/n)		
hit 31-16	0CvR-31-1	6>: I Inner 16 hit	s of 32-hit cor	nnare value .wh		γ $(0N < 5 >) = 1$	
						$\int (0 + it) = 1$	
DIT 15-U	OC32 = 0	>: Lower 16 bits	UI 32-DIT COM	ipare value or e	entire 16 Dits	or to-bit compai	e value when

Register 16-6: OCxRCLR: Output Compare 'x' Compare Clear Register

R/W-x

Write clears selected bits in OCxR, read yields undefined value

bit 31

bit 31-0 Clears selected bits in OCxR

A write of '1' in one or more bit positions clears the corresponding bit(s) in OCxR register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCXRCLR = 0x00008001 will clear bits 15 and 0 in the OCxR register. localValue = OCXRCLR will yield an undefined value.

Register 16-7: OCxRSET: Output Compare 'x' Compare Set Register

R/W-x	
Write sets selected bits in OCxR, read yields undefined value	
bit 31	bit 0

bit 31-0 Sets selected bits in OCxR

A write of '1' in one or more bit positions sets the corresponding bit(s) in OCxR register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCXRSET = 0x00008001 will set bits 15 and 0 in the OCxR register. localValue = OCXRSET will yield an undefined value.

Register 16-8: OCxR	NV: Output Comp	are 'x' Compare	Invert Register
---------------------	-----------------	-----------------	-----------------

R/W-x	
Write inverts selected bits in OCxR, read yields undefined value	
bit 31	bit 0

31-0 Inverts selected bits in OCxR

A write of '1' in one or more bit positions inverts the corresponding bit(s) in OCxR register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCXRINV = 0x00008001 will invert bits 15 and 0 in the OCxR register. localValue = OCXRINV will yield an undefined value. bit 0

Register 16-9:	000883:0	output Compare	x Secondary	/ Compare Reg	ister		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCRS	<31:24>			
bit 31							bit 24
DAM 0	DAM 0	D/M/ O		DAM 0	D/M/ O	D/M/ O	DAMO
R/W-U	R/W-0	R/W-0	R/W-U	R/W-U	R/W-0	R/W-0	R/W-0
			OCRS-	<23:16>			
bit 23							bit 16
R/\/-0	R/W-0	R/\\/-0	R/W-0	R/\/-0	R/W-0	R/\\/-0	R/\/-0
10000	10,00 0	1000 0		2-15.8	10,00 0	10/00	1010 0
bit 15			0010	<13.0>			hit 8
bit 10							bit 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			OCR	S<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable	bit	P = Program	mable bit	r = Reserved	bit
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0',	'1', x = Unknow	/n)		
bit 31-16	OCxRS<31:	: 16>: Upper 16 b	its of 32-bit c	ompare value w	hen OC32 (C)CxCON<5>) = 1	L
bit 15-0	OCxRS<15 : OC32 = 0	: 0>: Lower 16 bit	s of 32-bit co	mpare value or	entire 16 bits	of 16-bit compa	re value when

Register 16-9: OCxRS: Output Compare x Secondary Compare Register

Register 16-10: OCxRSCLR: Output Compare 'x' Secondary Compare Clear Register

R/W-x

Write clears selected bits in OCxRS, read yields undefined value

bit 31

bit 31-0 Clears selected bits in OCxRS

A write of '1' in one or more bit positions clears the corresponding bit(s) in OCxRS register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCXRSCLR = 0x00008001 will clear bits 15 and 0 in the OCxRS register. localValue = OCXRSCLR will yield an undefined value.

Register 16-11: OCxRSSET: Output Compare 'x' Secondary Compare Set Register

R/W-x	
Write sets selected bits in OCxRS, read yields undefined value	
bit 31	bit 0

bit 31-0 Sets selected bits in OCxRS

A write of '1' in one or more bit positions sets the corresponding bit(s) in OCxRS register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCXRSSET = 0x00008001 will set bits 15 and 0 in the OCxRS register. localValue = OCXRSSET will yield an undefined value.

Register 16-12:	OCxRSINV: Out	put Compare 'x	' Secondary	Compare	Invert Register
		pat eeinpate A		• • • • • • • • • • •	mittertegiotei

R/W-x	
Write inverts selected bits in OCxRS, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in OCxRS

A write of '1' in one or more bit positions inverts the corresponding bit(s) in OCxRS register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Examples: OCXRSINV = 0x00008001 will invert bits 15 and 0 in the OCxRS register. localValue = OCXRSINV will yield an undefined value. bit 0

PIC32MX Family Reference Manual

Register 16-13	: IFS0: Interro	upt Flag Statu	s Register 0 ⁽¹⁾)			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
I2C1SIF	I2C1BIF	U1TXIF	U1RXIF	U1EIF	SPI1RXIF	SPI1TXIF	SPI1EIF
bit 31							bit 24
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CNIF	OC5IF	IC5IF	T5IF	INT4IF	OC4IF	IC4IF	T4IF
bit 23							bit 16
							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT3IF	OC3IF	IC3IF	T3IF	INT2IF	OC2IF	IC2IF	T2IF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT1IF	OC1IF	IC1IF	T1IF	INTOIF	CS1IF	CS0IF	CTIF
bit 7							bit 0
Legena:	. 14		L :4	D			L :4
R = readable c	DIT a seta al la ita ana al a	vv = writable I	DIT	P = program		r = reserved	
U = unimpieme	ented bit, read a	as 'U'		-n = dit value	e at POR: ('0', ''	x = unknow	n)
hit 22		it Compare 5 li	nterrunt Reque	st Flag hit			
Dit 22	1 = Interrupt	request has oc	curred	St i lug bit			
	0 = No interru	pt request has	a occurred				
bit 18	OC4IF: Outpu	it Compare 4 Ir	nterrupt Reque	st Flag bit			
	1 = Interrupt	request has oc	curred				
	0 = No interru	pt request has	s a occurred				
bit 14	OC3IF: Outpu	it Compare 3 Ir	nterrupt Reque	st Flag bit			
	1 = Interrupt	request has oc	curred				
hit 10		ipi requesi nas	a occurred	et Elog bit			
DIL TO	1 – Interrunt	request has on		St Flag bit			
	0 = No interru	ipt request has be	s a occurred				
bit 6	OC1IF: Outpu	it Compare 1 Ir	nterrupt Reque	st Flag bit			
	1 = Interrupt	request has oc	curred				
	0 = No interru	pt request has	a occurred				

Note 1: Shaded bit names in this Interrupt register control other PIC32MX peripherals and are not related to the output compare module.

Section 16. Output Compare

16

Output Compare

Register 16-1	4: IEC0: Interr	upt Enable Co	ontrol Register	r 0 ⁽¹⁾			
I2C1SIE	I2C1BIE	U1TXIE	U1RXIE	U1EIE	SPI1RXIE	SPI1TXIE	SPI1EIE
bit 31							bit 24
Г							
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CNIE	OC5IE	IC5IE	T5IE	INT4IE	OC4IE	IC4IE	T4IE
bit 23							bit 16
R/M-0	R/M-0	R/M-0	R/M-0	R/M-0	R/M-0	R/\\/-0	R/M-0
INT3IE	OC3IE	IC3IE	T3IE	INT2IE	0C2IE	IC2IE	T2IF
bit 15	COOL	IGOIL	TOLE		OOZIE	10212	hit 8
bit 10							bit 0
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
INT1IE	OC1IE	IC1IE	T1IE	INT0IE	CS1IE	CS0IE	CTIE
bit 7			•	•			bit 0
Legend:							
R = readable	bit	W = writable I	bit	P = program	mable	r = reserved b	bit
U = unimplem	nented bit, read a	as '0'		-n = bit value	e at POR: ('0', '1	', x = unknowr	n)
bit 22	OC5IE: Outpu	ut Compare 5 Ir	nterrupt Enable	e bit			
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
bit 18	OC4IE: Outpu	ut Compare 4 Ir	nterrupt Enable	e bit			
	1 = Interrupt	is enabled					
hit 11		is disabled	torrupt Epoble	hit			
DIL 14	1 – Interrupt	is enabled	iterrupt Enable				
	0 = Interrupt	is disabled					
bit 10	OC2IE: Outpu	ut Compare 2 Ir	nterrupt Enable	e bit			
	1 = Interrupt	is enabled					
	0 = Interrupt	is disabled					
bit 6	OC1IE: Outpu	ut Compare 1 Ir	nterrupt Enable	e bit			
	1 = Interrupt 0 = Interrupt	is enabled					
							lated to the

Note 1: Shaded bit names in this Interrupt register control other PIC32MX peripherals and are not related to the output compare module.

PIC32MX Family Reference Manual

Register 1	6-15: IPC1: Interr	rupt Priority C	Control Regist	er 1 ⁽¹⁾			
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		INT1IP<2:0>		INT1I	S<1:0>
bit 31							bit 24
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—		OC1IP<2:0>		OC1IS	S<1:0>
bit 23							bit 16
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		IC1IP<2:0>		IC1IS	5<1:0>
bit 15							bit 8
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—			T1IP<2:0>		T1IS	<1:0>
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	e bit	P = Programr	mable bit	r = Reserved	bit
U = Unim	plemented bit	-n = Bit Valu	e at POR: ('0',	'1', x = Unknow	'n)		
bit 20-18	OC1IP<2:0>:	Output Comp	are 1 Interrupt	Priority bits			
	111 = Interru	upt priority is 7					
	110 = Intern	ipt priority is 6					
	100 = Interru	upt priority is 3					
	011 = Interru	upt priority is 3					
	010 = Interru	upt priority is 2					
	001 = Interru	upt priority is 1					
hit 17 16			ara 1 Interrupt				
DIL 17-10		t cuboriority is		Subpriority bits			
	10 = Interrup	t subpriority is	2				
	01 = Interrup	t subpriority is	1				
	00 = Interrup	t subpriority is	0				
Note 1:	Shaded bit names output compare m	in this Interrup odule.	ot register cont	rol other PIC32N	MX peripherals	s and are not re	elated to the

Section 16. Output Compare

	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	_		INT2IP<2:0>		INT2IS	S<1:0>
it 31							bit 2
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			OC2IP<2:0>		OC2IS	S<1:0>
it 23							bit 1
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_			IC2IP<2:0>		IC2IS	<1:0>
vit 15							bit 8
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		12IP<2:0>		1215	<1:0>
egend:							
_egend:							
R = Readable	bit	W = Writable	bit	P = Programn	nable bit	r = Reserved	bit
J = Unimplem	nented bit	-n = Bit Value	e at POR: ('0', '	1', x = Unknowi	n)		
oit 20 - 18	OC2IP<2:0>:	Output Comp	are 2 Interrupt	Priority bits			
	111 = Interru	pt priority is 7		-			
	110 = Interru	pt priority is 6					
	101	pt priority is 5					
	101 = Interru						
	101 = Interru 100 = Interru	pt priority is 4					
	101 = Interru 100 = Interru 011 = Interru 010 = Interru	pt priority is 4 pt priority is 3 pt priority is 2					
	101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru	pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1					
	101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru	pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled					
pit 17-16	101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC2IS<1:0>:	pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled Output Comp	are 2 Interrupt	Subpriority bits			
bit 17-16	101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC2IS<1:0>: 11 = Interrupt	pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled Output Compa	are 2 Interrupt 3	Subpriority bits			
vit 17-16	101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC2IS<1:0>: 11 = Interrupt 10 = Interrupt	pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled Output Compa subpriority is subpriority is	are 2 Interrupt 3 2	Subpriority bits			
iit 17-16	101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC2IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt	pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled Output Compa subpriority is subpriority is subpriority is	are 2 Interrupt 3 2 1	Subpriority bits			
vit 17-16	101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru OC2IS<1:0>: 11 = Interrupt 10 = Interrupt 01 = Interrupt 00 = Interrupt	pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled Output Compa subpriority is subpriority is subpriority is subpriority is	are 2 Interrupt 3 2 1 0	Subpriority bits			

Output Compare

PIC32MX Family Reference Manual

Register 1	6-17: IPC3: Inter	rupt Priority C	Control Regist	er 3 ⁽¹⁾			
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	—		INT3IP<2:0>		INT3I	S<1:0>
bit 31							bit 24
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		OC3IP<2:0>		OC3IS	S<1:0>
bit 23							bit 16
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		IC3IP<2:0>		IC3IS	<1:0>
bit 15							bit 8
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—			T3IP<2:0>		T3IS	<1:0>
bit 7							bit 0
r							
Legend:							
R = Read	able bit	W = Writable	e bit	P = Programn	nable bit	r = Reserved	bit
U = Unim	plemented bit	-n = Bit Valu	e at POR: ('0',	'1', x = Unknow	n)		
1 11 00 10							
bit 20-18	OC3IP<2:0>:	: Output Comp	are 3 Interrupt	Priority bits			
	111 = Interror	upt priority is 7					
	101 = Interror	upt priority is 5					
	100 = Interro	upt priority is 4					
	011 = Interro	upt priority is 3					
	010 = Interror	upt priority is 2					
	001 = Intern	upt priority is 1					
bit 17-16	OC3IS<1:0>	: Output Comp	are 3 Interrupt	Subpriority bits			
	11 = Interrup	ot subpriority is	3				
	10 = Interrup	ot subpriority is	2				
	01 = Interrup	ot subpriority is	1				
	00 = Interrup	ot subpriority is	0				
Note 1:	Shaded bit names output compare m	in this Interrup odule.	ot register cont	rol other PIC32N	/X peripherals	s and are not re	elated to the

Section 16. Output Compare

1-7	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		—		INT4IP<2:0>		INT4IS	S<1:0>
: 31							bit 2
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		OC4IP<2:0>		OC4IS	S<1:0>
t 23							bit 1
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	_		IC4IP<2:0>		IC4IS	<1:0>
it 15							bit
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		T4IP<2:0>		T4IS	<1:0>
t /							DIt
egend:							
R = Readab	ole bit	W = Writable	bit	P = Programn	nable bit	r = Reserved	bit
J = Unimple	emented bit	-n = Bit Value	e at POR: ('0'.	1'. x = Unknowi	n)		
1			()		,		
it 20-18	OC4IP<2:0>:	Output Comp	are 4 Interrupt	Priority bits			
	111 = Interru	ipt priority is 7					
	111 = Interru 110 = Interru	ipt priority is 7 ipt priority is 6					
	111 = Interru 110 = Interru 101 = Interru	ipt priority is 7 ipt priority is 6 ipt priority is 5					
	111 = Interru 110 = Interru 101 = Interru 100 = Interru	ipt priority is 7 ipt priority is 6 ipt priority is 5 ipt priority is 4					
	111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3					
	111 = Interru 110 = Interru 101 = Interru 100 = Interru 011 = Interru 010 = Interru 001 = Interru	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1					
	111 = Interru 110 = Interru 101 = Interru 010 = Interru 010 = Interru 010 = Interru 001 = Interru 001 = Interru	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 4 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled					
it 17-16	111 = Interru 110 = Interru 101 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru 000 = Interru 000 = Interru	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 2 pt priority is 1 pt is disabled Output Comp	are 4 Interrupt	Subpriority bits			
it 17-16	111 = Interru 110 = Interru 101 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC4IS<1:0>: 11 = Interrup	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp t subpriority is	are 4 Interrupt 3	Subpriority bits			
it 17-16	111 = Interru 110 = Interru 101 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC4IS<1:0>: 11 = Interrup 10 = Interrup	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp t subpriority is t subpriority is	are 4 Interrupt 3 2	Subpriority bits			
it 17-16	111 = Interru 110 = Interru 101 = Interru 010 = Interru 010 = Interru 001 = Interru 000 = Interru OC4IS<1:0>: 11 = Interrup 10 = Interrup 01 = Interrup 01 = Interrup	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp t subpriority is t subpriority is t subpriority is	are 4 Interrupt 3 2 1	Subpriority bits			
t 17-16	111 = Interru 110 = Interru 101 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC4IS<1:0>: 11 = Interrup 10 = Interrup 01 = Interrup 00 = Interrup 00 = Interrup	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp t subpriority is t subpriority is t subpriority is t subpriority is	are 4 Interrupt 3 2 1 0	Subpriority bits			
it 17-16 ote 1: 5	111 = Interru 110 = Interru 101 = Interru 011 = Interru 010 = Interru 001 = Interru 000 = Interru OC4IS<1:0>: 11 = Interrup 10 = Interrup 01 = Interrup 00 = Interrup	pt priority is 7 pt priority is 6 pt priority is 5 pt priority is 3 pt priority is 3 pt priority is 1 pt is disabled Output Comp t subpriority is t subpriority is t subpriority is t subpriority is t subpriority is	are 4 Interrupt 3 2 1 0 ot register conti	Subpriority bits	1X peripheral	s and are not re	lated to the

Output Compare

PIC32MX Family Reference Manual

Register 1	6-19: IPC5: Interr	upt Priority C	Control Regist	er 5 ⁽¹⁾			
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		SPI1IP<2:0>		SPI1IS	S<1:0>
bit 31							bit 24
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		OC5IP<2:0>		OC5IS	S<1:0>
bit 23							bit 16
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	—		IC5IP<2:0>		IC5IS	<1:0>
bit 15							bit 8
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	—		T5IP<2:0>		T5IS	<1:0>
bit 7							bit 0
Legend:							
R = Read	able bit	W = Writable	e bit	P = Programn	nable bit	r = Reserved	bit
U = Unim	plemented bit	-n = Bit Value	e at POR: ('0',	'1', x = Unknow	n)		
bit 20-18	OC5IP<2:0>:	Output Comp	are 5 Interrupt	Priority bits			
	111 = Interrup	ot priority is 7					
	110 = Interrup	ot priority is 6					
	101 = Interrup	ot priority is 5					
	100 = Interrup	ot priority is 4					
	011 = Interrup	ot priority is 2					
	0.01 = Interruption	ot priority is 1					
	000 = Interrup	ot is disabled					
bit 17-16	OC5IS<1:0>:	Output Comp	are 5 Interrupt	Subpriority bits			
	11 = Interrupt	subpriority is	3				
	10 = Interrupt	subpriority is	2				
	01 = Interrupt	subpriority is	1				
	00 = Interrupt	subpriority is	0				
Note 1:	Shaded bit names	in this Interrup	ot register cont	rol other PIC32N	MX peripherals	and are not re	elated to the
	output compare mo	baule.					

Register 16-2	0: T2CON: Tin	ne Base Regist	ter					
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
_	—	—		—	_		—	
bit 31							bit 24	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
	_			—		_	— bit 16	
DIL 23							DIL TO	
R/W-0	R/W-0	R/W-0	r-x	r-x	r-x	r-x	r-x	
ON	FRZ	SIDL	_	_			_	
bit 15	ł						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	r-x	R/W-0	r-x	
TGATE		TCKPS<2:0>	1411 0	T32	_	TCS	_	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable I	oit	P = Program	mable bit	r = Reserved b	oit	
U = Unimplen	nented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknow	/n)			
bit 15 bit 14	 ON: TMR2 Of 1 = Periphera 0 = Periphera Note: When SFRs i bit. FRZ: Freeze 1 = Freeze o 0 = Continue 	n bit al is enabled al is disabled using 1:1 PBC in the SYSCLK in Debug Excep peration when (operation even	LK divisor, the cycle immedia otion Mode bit CPU is in Deb o when CPU is	e user's softwa ately following to ug Exception m in Debug Exce	are should not he instruction t node eption mode	read/write the that clears the m	peripheral's lodule's ON	
	Note: FRZ is	writable in Deb	oug Exception	mode only, it is	s forced to '0' i	n normal mode.		
bit 13	SIDL: Stop in	IDLE Mode bit	. .					
	1 = Discontin0 = Continue	operation w	nen device en i in IDLE mode	ters IDLE mode	e			
bit 7	TGATE: Time When TCS = This bit is When TCS = 1 = Gate 0 = Gate	er Gated Time A 1: s ignored and re '0': d time accumula d time accumula	ads as '0' ation is enable ation is disable	Enable bit ed				
bit 6-4	TCKPS<2:0>: Timer Input Clock Prescale Select bits							
bit 3	111 = 1:256 110 = 1:64 p 101 = 1:32 p 100 = 1:16 p 011 = 1:8 pre 010 = 1:4 pre 001 = 1:2 pre 000 = 1:1 pre T32: 32-bit Ti	prescale value rescale value rescale value escale value escale value escale value escale value escale value mer Mode Sele	ct bits					
	1 = 1MR2 and $0 = TMR2$ and	nd TMR3 form a nd TMR3 are se	32-bit timer parate 16-bit t	imers				

Output Compare

Register 16-20: T2CON: Time Base Register (Continued)

- bit 1
- TCS: TMR2 Clock Source Select bit
- 1 = External clock from T2CK pin
- 0 = Internal peripheral clock

Register 16-21: T2CONCLR: Time Base Register

R/W-x	
Write clears selected bits in T2CON, read yields undefined value	
bit 31	bit 0

bit 31-0 Clears selected bits in T2CON

A write of '1' in one or more bit positions clears the corresponding bit(s) in T2CON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** T2CONCLR = 0x00008000 will clear bit 15 in the T2CON register.

Register 16-22: T2CONSET: Output Compare 'x' Secondary Compare Set Register

R/W-x	
Write sets selected bits in T2CON, read yields undefined value	
bit 31	bit 0

bit 31-0 Sets selected bits in T2CON A write of '1' in one or more bit positions sets the corresponding bit(s) in T2CON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. Example: T2CONSET = 0x00008000 will set bit 15 in the T2CON register.

Register 16-23: T2CONINV: Output Compare 'x' Secondary Compare Invert Register

R/W-x	
Write inverts selected bits in T2CON, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in T2CON

A write of '1' in one or more bit positions inverts the corresponding bit(s) in T2CON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** T2CONINV = 0x00008000 will invert bit 15 in the T2CON register.

© 2008 Microchip Technology Inc.

•		•					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TMR<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TMR<	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	P = Program	mable bit	r = Reserved bit	
U = Unimplei	mented bit	-n = Bit Value at POR: ('0', '1', x = Unknown)					
bit 15-0	TMR2<15:0	>: Timer Count F	Register				
	<u>16-bit mode</u>	:	0				
	These bits r	epresent the con	nplete 16-bit tir	mer count.			
	32-bit mode	(Timer Type B o	<u>nly)</u> :				
	Timer2 and	Timer4					
	These bits r	epresent the leas	st significant ha	alf word (16 bit	s) of the 32-bi	t timer count.	

Register 16-24: TMR2: Timer Register

Register 16-25: TMR2CLR: Timer Clear Register

	Write clears selected bits in TMR2, read yields undefined value	
bit 31		bit 0

bit 31-0 Clears selected bits in TMR2

A write of '1' in one or more bit positions clears the corresponding bit(s) in TMR2 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** $\text{TMR2CLR} = 0 \times 00008001$ will clear bits 15 and 0 in TMR2 register.

Register 16-26: TMR2SET: Timer Set Register

	Write sets selected bits in TMR2, read yields undefined value	
bit 31		bit 0

bit 31-0 Sets selected bits in TMR2

A write of '1' in one or more bit positions sets the corresponding bit(s) in TMR2 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** TMR2SET = 0x00008001 will set bits 15 and 0 in TMR2 register.

Register 16-27: TMR2INV: Timer Invert Register

Write inverts selected bits in TMR2, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in TMR2

A write of '1' in one or more bit positions inverts the corresponding bit(s) in TMR2 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Example: TMR2INV = 0x00008001 will invert bits 15 and 0 in TMR2 register.

Register 16-28	: PR2: Peric	od Register					
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 31		·					bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
	—	—	—	—	—	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PR<′	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PR<	:7:0>			
bit 7							bit 0
Legend:							
R = Readable bit		W = Writable I	bit	P = Programmable bit		r = Reserved bit	
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknov	vn)		

bit 31-16 **PR<31:16>:** Unimplemented

bit 15-0 **PR<15:0>:** 16-bit Timer2 period match value. Provides lower half of the 32-bit period match value when Timer2 and Timer3 are configured to form a 32-bit timer.

Register 16-29: PR2CLR: Period 2 Clear Register

R/W-x	
Write clears selected bits in PR2, read yields undefined value	
bit 31	bit 0

bit 31-0 Clears selected bits in PR2

A write of '1' in one or more bit positions clears the corresponding bit(s) in PR2 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** PR2CLR = 0x00008001 will clear bits 15 and 0 in the PR2 register.

Register 16-30: PR2SET: Period 2 Set Register

R/W-x	
Write sets selected bits in PR2, read yields undefined value	
bit 31	bit 0

bit 31-0 Sets selected bits in PR2 A write of '1' in one or more bit positions sets the corresponding bit(s) in PR2 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. Example: PR2SET = 0x00008001 will set bits 15 and 0 in the PR2 register.

Register 16-31: PR2INV: Period 2 Invert Register

R/W-x	
Write inverts selected bits in PR2, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in PR2

A write of '1' in one or more bit positions inverts the corresponding bit(s) in PR2 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** PR2INV = 0x00008001 will invert bits 15 and 0 in the PR2 register.

Register 16-32	: T3CON: Tin	ne Base Regis	ter						
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
	—	_	_	_	_		_		
bit 31							bit 24		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
	—	—	—	—	—	—	—		
bit 23							bit 16		
R/W-0	R/W-0	R/W-0	r-x	r-x	r-x	r-x	r-x		
ON	FRZ	SIDL		—		—			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	r-0	r-x	R/W-0	r-x		
TGATE		TCKPS<2:0>		—	_	TCS			
bit 7							bit 0		
Legena:	L : 4		L .4	D D		n Deserved	L :		
R = Readable	DIT			P = Program		r = Reserved	DIT		
U = Unimpleme	ented bit	-n = Bit value	at POR: ('0', '	T, $X = Unknow$	wn)				
bit 15	ON: TMR3 Or	n bit al is enabled							
	0 = Peripheral is disabled								
	Note: When SFRs i bit.	using 1:1 PBC in the SYSCLK	LK divisor, th cycle immedia	e user's softwa ately following t	are should no the instruction	t read/write the that clears the r	peripheral's nodule's ON		
bit 14	FRZ: Freeze	in Debug Exce	otion Mode bit						
	1 = Freeze o	peration when	CPU is in Deb	ug Exception r	node				
	0 = Continue	operation ever	when CPU is	s in Debug Exc	eption mode	in normal mode			
hit 13	SIDI : Stop in	IDI E Mode hit		mode only, it i		in normal mode			
bit 10	1 = Discontin	ue operation w	hen device en	ters IDLE mod	le				
	0 = Continue	operation ever	in IDLE mod	e					
bit 7	TGATE: Time	r Gated Time A	ccumulation E	Enable bit					
	When TCS =	1:							
	This bit is	s ignored and re	eads '0'						
	1 = Gate	_∪: d time accumul	ation is enable	ed					
	0 = Gate	d time accumul	ation is disabl	ed					
bit 6-4	TCKPS<2:0>	: Timer Input C	lock Prescale	Select bits					
	111 = 1:256 p	orescale value							
	110 = 1:64 pr	escale value							
	101 = 1:32 pr 100 = 1:16 pr	escale value							
	011 = 1:8 pre	scale value							
	010 = 1:4 pre	scale value							
	001 = 1:2 pre	scale value							
hit 1		Sock Source S	elect hit						
SIL I	1 = External	clock from T3C	K pin						
	0 = Internal p	eripheral clock							

Register 16-33: T3CONCLR: Time Base Register

R/W-x	
Write clears selected bits in T3CON, read yields undefined value	
bit 31	bit 0

bit 31-0 Clears selected bits in T3CON

A write of '1' in one or more bit positions clears the corresponding bit(s) in T3CON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** T3CONCLR = 0x00008000 will clear bit 15 in the T3CON register.

Register 16-34: T3CONSET: Output Compare 'x' Secondary Compare Set Register

R/W-x	
Write sets selected bits in T3CON, read yields undefined value	
bit 31	bit 0

bit 31-0 Sets selected bits in T2CON A write of '1' in one or more bit positions sets the corresponding bit(s) in T3CON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. Example: T3CONSET = 0x00008000 will set bit 15 in the T3CON register.

Register 16-35: T3CONINV: Output Compare 'x' Secondary Compare Invert Register

R/W-x	
Write inverts selected bits in T3CON, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in T3CON

A write of '1' in one or more bit positions inverts the corresponding bit(s) in T3CON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** T3CONINV = 0x00008000 will invert bit 15 in the T3CON register. 16

Compare

Q		Ų.					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TMR<	15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			TMR<	:7:0>			
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable bitP = Programmable bit $r = Reserved bit$				r = Reserved bit	
U = Unimple	mented bit	-n = Bit Value at POR: ('0', '1', x = Unknown)					
bit 15-0	TMR3<15:0	>: Timer Count F	Register				
	<u>16-bit mode</u>	<u>.</u>					
	These bits r	epresent the con	nplete 16-bit tir	mer count.			
	32-bit mode	(Timer Type B o	nly):				
	Timer3 and	Timer5					
	These bits r	epresent the mos	st significant h	alf word (16 bit	s) of the 32-b	it timer count.	

Register 16-36: TMR3: Timer Register

Register 16-37: TMR3CLR: Timer Clear Register

	Write clears selected bits in TMR3, read yields undefined value	
bit 31		bit 0

bit 31-0 Clears selected bits in TMR3

A write of '1' in one or more bit positions clears the corresponding bit(s) in TMR3 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** $\text{TMR3CLR} = 0 \times 00008001$ will clear bits 15 and 0 in TMR3 register.

Register 16-38: TMR3SET: Timer Set Register

	Write sets selected bits in TMR3, read yields undefined value	
bit 31		bit 0

bit 31-0 Sets selected bits in TMR3

A write of '1' in one or more bit positions sets the corresponding bit(s) in TMR3 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** TMR3SET = 0x00008001 will set bits 15 and 0 in TMR3 register.

Register 16-39: TMR3INV: Timer Invert Register

Write inverts selected bits in TMR3, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in TMR3

A write of '1' in one or more bit positions inverts the corresponding bit(s) in TMR3 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Example: TMR3INV = 0x00008001 will invert bits 15 and 0 in TMR3 register.

Register 10-40		u 5 Negistei					
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	—	—	—	—
bit 31	·	-					bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—		—	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			PR<1	5:8>			
bit 15							bit 8
R/M-0	P/M/-0	P/\/_0	P/M/-0	P/\/_0	P/\/_0	P/\/_0	P///_0
10/00-0	11/00-0	17/00-0		7:05	10/00-0	10/00-0	17/10-0
bit 7				.0>			bit 0
bit i							bit 0
Legend:							
R = Readable bit		W = Writable bit P =		P = Program	P = Programmable bit		bit
U = Unimplemented bit -n = Bit V		-n = Bit Value	at POR: ('0', '	1', x = Unknov	vn)		
L							

Register 16-40: PR3: Period 3 Register

bit 31-16 **PR<31:16>:** Unimplemented

bit 15-0 **PR<15:0>:** 16-bit Timer3 period match value. Provides upper half of the 32-bit period match value when Timer 2 and Timer3 are configured to form a 32-bit timer.

Register 16-41: PR3CLR: Period 3 Clear Register

R/W-x	
Write clears selected bits in PR3, read yields undefined value	
bit 31	bit 0

bit 31-0 Clears selected bits in PR3

A write of '1' in one or more bit positions clears the corresponding bit(s) in PR3 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** PR3CLR = 0x8001 will clear bits 15 and 0 in the PR3 register.

Register 16-42: PR3SET: Period 3 Set Register

R/W-x	
Write sets selected bits in PR3, read yields undefined value	
bit 31	bit 0

bit 31-0 Sets selected bits in PR3

A write of '1' in one or more bit positions sets the corresponding bit(s) in PR3 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Example: PR3SET = 0x00008001 will set bits 15 and 0 in the PR3 register.

Register 16-43: PR3INV: Period 3 Invert Register

R/W-x	
Write inverts selected bits in PR3, read yields undefined value	
bit 31	bit 0

bit 31-0 Inverts selected bits in PR3

A write of '1' in one or more bit positions inverts the corresponding bit(s) in PR3 register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** PR3INV = 0x00008001 will invert bits 15 and 0 in the PR3 register.

16.3 OPERATION

Each Output Compare module has the following modes of operation:

- Single Compare Match mode
 - With output drive high
 - With output drive low
 - With output drive toggles
- Dual Compare Match mode
 - With single output pulse
 - With continuous output pulses
- Simple Pulse-Width Modulation mode
 - Without fault protection input
 - With fault protection input



In this section, a reference to any SFRs associated with the selected timer source is indicated by a 'y' suffix. For example, PR2 is the Period register for the selected timer source, while TyCON is the Timer Control register for the selected timer source.

16.3.1 Single Compare Match Mode

When control bits OCM<2:0> (OCxCON<2:0>) are set to '001', '010' or '011', the selected output compare channel is configured for one of three Single Output Compare Match modes. The compare time base must also be enabled.

In the Single Compare mode, the OCxR register is loaded with a value and is compared to the selected incrementing timer register, TMRy. On a compare match event, one of the following events will take place:

- Compare forces OCx pin high; initial state of pin is low. Interrupt is generated on the single compare match event.
- Compare forces OCx pin low; initial state of pin is high. Interrupt is generated on the single compare match event.
- Compare toggles OCx pin. Toggle event is continuous and an interrupt is generated for each toggle event.

16.3.1.1 Compare Mode Output Driven High

To configure the Output Compare module for this mode, set control bits OCM<2:0> = '001'. The compare time base must also be enabled. Once this Compare mode has been enabled, the output pin, OCx, will be driven low and remain low until a match occurs between the TMRy and OCxR registers. Please note the following key timing events (refer to Figure 16-2):

- The OCx pin is driven high one peripheral clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain high until a mode change has been made or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next PBCLK.
- The respective channel interrupt flag, OCxIF (refer to the IFS0 register for the position of the interrupt flag bit for each of the Output Compare channels), is asserted when the OCx pin is driven high.







Figure 16-3: Single Compare Mode: Set OCx High on Compare Match Event (32-Bit Mode)

16.3.1.2 Compare Mode Output Driven Low

To configure the output compare module for this mode, set control bits OCM<2:0> = '010'. The compare time base must also be enabled. Once this Compare mode has been enabled, the output pin, OCx, will be driven high and remain high until a match occurs between the Timer and OCxR registers. Please note the following key timing events (refer to Figure 16-4):

- The OCx pin is driven low one PBCLK after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain low until a mode change has been made or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next PBCLK .
- The respective channel interrupt flag, OCxIF, is asserted when the OCx pin is driven low.







Figure 16-5: Single Compare Mode: Set OCx Low on Compare Match Event (32-Bit Mode)

16.3.1.3 Single Compare Mode Toggle Output

To configure the Output Compare module for this mode, set control bits OCM<2:0> = '011'. In addition, Timer2 or Timer3 must be selected and enabled. Once this Compare mode has been enabled, the output pin, OCx, will be initially driven low and then toggle on each and every subsequent match event between the Timer and OCxR registers. Please note the following key timing events (refer to Figure 16-6 and Figure 16-8):

- The OCx pin is toggled one PBCLK after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain at this new state until the next toggle event, or until a mode change has been made or the module is disabled.
- The compare time base will count up to the contents in the period register and then reset to 0x0000 on the next PBCLK.
- The respective channel interrupt flag, OCxIF, is asserted when the OCx pin is toggled.

Note: The internal OCx pin output logic is set to a logic '0' on a device Reset. However, the operational OCx pin state for the Toggle mode can be set by the user software. Example 16-1 shows a code example for defining the desired initial OCx pin state in the Toggle mode of operation.

Figure 16-6: Single Compare Mode: Toggle Output on Compare Match Event (16-Bit Mode)





Figure 16-7: Single Compare Mode: Toggle Output on Compare Match Event (32-Bit Mode)









Example 16-1: Compare Mode Toggle Mode Pin State Setup (16-Bit Mode)

// The following code exampl	e illustrates how to define the initial
// OC1 pin state for the out;	put compare toggle mode of operation.
	// Toggle mode with initial OC1 pin state set low
OC1CON = 0x0021;	<pre>// Configure module for OC1 pin low, toggle high, // 32-bit mode</pre>
$OC1CONSET = 0 \times 8000$:	// Enable OC1 module

Example 16-3 shows example code for the configuration and interrupt service of the Single Compare mode toggle event.

Example 16-3: Compare Mode Toggle Setup and Interrupt Servicing (16-Bit Mode)

```
// The following code example will set the Output Compare 1 module
// for interrupts on the toggle event and select Timer2 as the clock
// source for the compare time base.
T2CON = 0 \times 0010;
                                       // Configure Timer2 for a prescaler of 2
OC1CON = 0 \times 0000;
                                       // Turn off OC1 while doing setup.
OC1CON = 0 \times 0003;
                                       // Configure for compare toggle mode
OC1R = 0x0500;
                                      // Initialize Compare Register 1
PR2 = 0x0500;
                                       // Set period
                                      // Configure int
IFSOCLR = 0 \times 0040;
                                      // Clear the OC1 interrupt flag
IECOSET = 0x040;
                                      // Enable OC1 interrupt
IPC1SET = 0x001C0000;
                                      // Set OC1 interrupt priority to 7,
                                      // the highest level
IPC1SET = 0x00030000;
                                       // Set Subpriority to 3, maximum
T2CONSET = 0 \times 8000;
                                      // Enable Timer 2
OC1CONSET = 0 \times 8000;
                                       // Enable OC1
// Example code for Output Compare 1 ISR:
void __ISR(_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntHandler (void)
// insert user code here
IFSOCLR = 0x0040;
                                      // Clear the OC1 interrupt flag
}
```

Example 16-4: Compare Mode Toggle Setup and Interrupt Servicing (32-Bit Mode)

// The following code example will set the Output Compare 1 module // for interrupts on the toggle event and select the Timer2/Timer3 pair as // the 32-bit as the clock source for the compare time base. // Configure Timer2 for 32-bit operation $T2CON = 0 \times 0018;$ // with a prescaler of 2. The Timer2/Timer3 // pair is accessed via registers associated // with the Timer2 register $OC1CON = 0 \times 0000;$ // Turn off OC1 while doing setup. $OC1CON = 0 \times 0023;$ // Configure for compare toggle mode OC1R = 0x00500000;// Initialize Compare Register 1 $PR2 = 0 \times 00500000;$ // Set period (PR2 is now 32-bits wide) // configure int IFSOCLR = 0x0000040; // Clear the OC1 interrupt flag IFS0SET = 0x0000040; // Enable OC1 interrupt IPC1SET = 0x001C0000; // Set OC1 interrupt priority to 7, // the highest level $IPC1SET = 0 \times 00030000;$ // Set Subpriority to 3, maximum T2CONSET = 0x8000;// Enable Timer2 OC1CONSET = $0 \times 8000;$ // Enable OC1 // Example code for Output Compare 1 ISR: void__ISR (_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntlHandler (void) { // insert user code here IFSOCLR = 0x0040;// Clear the OC1 interrupt flag }

16.3.2 Dual Compare Match Mode

When control bits OCM<2:0> = 100 or '101' (OCxCON<2:0>), the selected output compare channel is configured for one of two Dual Compare Match modes:

- Single Output Pulse mode
- Continuous Output Pulse mode

In the Dual Compare mode, the module uses both the OCxR and OCxRS registers for the compare match events. The OCxR register is compared against the incrementing timer count, TMRy, and the leading (rising) edge of the pulse is generated at the OCx pin on a compare match event. The OCxRS register is then compared to the same incrementing timer count, TMRy, and the trailing (falling) edge of the pulse is generated at the OCx pin on a compare match event.

16.3.2.1 Dual Compare Mode: Single Output Pulse

To configure the Output Compare module for the Single Output Pulse mode, set control bits OCM<2:0> = 100. In addition, the compare time base must be selected and enabled. Once this mode has been enabled, the output pin, OCx, will be driven low and remain low until a match occurs between the time base and OCxR registers. Please note the following key timing events (refer to Figure 16-10 and Figure 16-12):

- The OCx pin is driven high one peripheral clock after the compare match occurs between the compare time base and the OCxR register. The OCx pin will remain high until the next match event occurs between the time base and the OCxRS register. At this time, the pin will be driven low. The OCx pin will remain low until a mode change has been made or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- If the time base period register contents are less than the OCxRS register contents, then no falling edge of the pulse is generated. The OCx pin will remain high until OCxRS <= PR2, or a mode change or Reset condition has occurred.
- The respective channel interrupt flag, OCxIF, is asserted when the OCx pin is driven low (falling edge of single pulse).

Figure 16-10 depicts the General Dual Compare mode generating a single output pulse. Figure 16-12 depicts another timing example where OCxRS > PR2. In this example, no falling edge of the pulse is generated because the compare time base resets before counting up to 0x4100.





Figure 16-11: Dual Compare Mode (32-Bit Mode)

Note: An 'x' represents the output compare channel number. A 'y' represents the time base number.



Figure 16-12: Dual Compare Mode: Single Output Pulse (OCxRS > PRy, 16-Bit Mode)



Figure 16-13: Dual Compare Mode: Single Output Pulse (OCxRS > PRy, 32-Bit Mode)

16.3.2.2 Setup for Single Output Pulse Generation

When control bits OCM<2:0> (OCxCON<2:0>) are set to '100', the selected output compare channel initializes the OCx pin to the low state and generates a single output pulse.

To generate a single output pulse, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the peripheral clock cycle time.
- 2. Calculate the time to the rising edge of the output pulse relative to the TMRy start value (0x0000).
- 3. Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in steps 2 and 3 above into the compare register, OCxR, and the secondary compare register, OCxRS, respectively.
- 5. Set the timer period register, PRy, to value equal to or greater than value in OCxRS, the secondary compare register.
- 6. Set OCM<2:0> = 100 and the OCTSEL (OCxCON<3>) bit to the desired timer source. The OCx pin state will now be driven low.
- 7. Set the ON (TyCON<15>) bit to '1', to enable the timer.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the incrementing timer, TMRy, matches the secondary compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin. No additional pulses are driven onto the OCx pin and it remains at low. As a result of the second compare match event, the OCxIF interrupt flag bit is set, which will result in an interrupt (if it is enabled by setting the OCxIE bit). For further information on peripheral interrupts, refer to Section 8. "Interrupts".
- 10. To initiate another single pulse output, change the timer and compare register settings, if needed, and then issue a write to set the OCM<2:0> (OCxCON<2:0>) bits to '100'. Disabling and re-enabling of the timer and clearing the TMRy register are not required, but may be advantageous for defining a pulse from a known event time boundary.

The Output Compare module does not have to be disabled after the falling edge of the output pulse. Another pulse can be initiated by rewriting the value of the OCxCON register.

Examples 16-5 and 16-6 show example code for configuration of the single output pulse event.

Example 16-5: Single Output Pulse Setup and Interrupt Servicing (16-Bit Mode)

```
// The following code example will set the Output Compare 1 module
// for interrupts on the single pulse event and select Timer2
// as the clock source for the compare time base.
T2CON = 0x0010;
                                      // Configure Timer2 for a prescaler of 2
OC1CON = 0 \times 0000;
                                      // Turn off OC1 while doing setup.
OC1CON = 0 \times 0004;
                                      // Configure for single pulse mode
OC1R = 0x3000;
                                      // Initialize primary Compare Register
OC1RS = 0x3003;
                                      // Initialize secondary Compare Register
PR2 = 0x3003;
                                      // Set period (PR2 is now 32-bits wide)
                                     // configure int
IFSOCLR = 0x0000040;
                                     // Clear the OC1 interrupt flag
IFS0SET = 0x00000040;
                                     // Enable OC1 interrupt
IPC1SET = 0x001C0000;
                                     // Set OC1 interrupt priority to 7,
                                     // the highest level
IPC1SET = 0 \times 00030000;
                                      // Set Subpriority to 3, maximum
T2CONSET = 0x8000;
                                      // Enable Timer2
OC1CONSET = 0x8000;
                                      // Enable OC1
// Example code for Output Compare 1 ISR:
void__ISR(_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntHandler (void)
ł
// insert user code here
IFSOCLR = 0x0040;
                                      // Clear the OC1 interrupt flag
}
```

```
16
```

Compare

Example 16-6: Single Output Pulse Setup and Interrupt Servicing (32-Bit Mode)

```
// The following code example will set the Output Compare 1 module
\ensuremath{{\prime}}\xspace // for interrupts on the single pulse event and select Timer2
// as the clock source for the compare time base.
T2CON = 0 \times 0018;
                                        // Configure Timer2 for 32-bit operation
                                        // with a prescaler of 2. The Timer2/Timer3
                                        // pair is accessed via registers associated
                                        // with the Timer2 register
OC1CON = 0 \times 0000;
                                       // Turn off OC1 while doing setup.
OC1CON = 0 \times 0004;
                                       // Configure for single pulse mode
                                       // Initialize primary Compare Register
OC1R = 0 \times 00203000;
OC1RS = 0x00203003;
                                       // Initialize secondary Compare Register
PR2 = 0 \times 00500000;
                                       // Set period (PR2 is now 32-bits wide)
                                       // configure int
IFSOCLR = 0x00000040;
                                       // Clear the OC1 interrupt flag
IFS0SET = 0x0000040;
                                       // Enable OC1 interrupt
IPC1SET = 0x001C0000;
                                       // Set OC1 interrupt priority to 7,
                                       // the highest level
IPC1SET = 0x00030000;
                                       // Set Subpriority to 3, maximum
T2CONSET = 0x8000;
                                       // Enable Timer2
OC1CONSET = 0 \times 8000;
                                       // Enable OC1
// Example code for Output Compare 1 ISR:
void__ISR(_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntHandler (void)
// insert user code here
IFSOCLR = 0x0040;
                                      // Clear the OC1 interrupt flag
}
```

16.3.2.3 Special Cases for Dual Compare Mode Generating a Single Output Pulse

Depending on the relationship of the OCxR, OCxRS and PRy values, the output compare module has a few unique conditions which should be understood. These special conditions are specified in Table 16-2, along with the resulting behavior of the module.

Table 16-2: Special Cases for Dual Compare Mode Generating a Single Output Pulse

SFR Logical Relationship	Special Conditions	Operation	Output at OCx
PRy >= OCxRS and OCxRS > OCxR	OCxR = 0 Initialize TMRy = 0	In the first iteration of the TMRy counting from 0x0000 up to PRy, the OCx pin remains low; no pulse is generated. After the TMRy resets to zero (on period match), the OCx pin goes high due to match with OCxR. Upon the next TMRy to OCxRS match, the OCx pin goes low and remains there. The OCxIF bit will be set as a result of the second compare. There are two alternative initial conditions to consider: a. Initialize TMRy = 0 and set OCxR >= 1 b. Initialize TMRy = PRy (PRy > 0) and set OCxR = 0	Pulse will be delayed by the value in the PRy register, depending on setup
PRy >= OCxR and OCxR >= OCxRS	OCxR >= 1 and PRy >= 1	TMRy counts up to OCxR and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a high state. TMRy then continues to count and eventually resets on period match (i.e., PRy =TMRy). The timer then restarts from 0x0000 and counts up to OCxRS. On a compare match event (i.e., TMRy = OCxRS), the OCx pin is driven to a low state. The OCxIF bit will be set as a result of the second compare.	Pulse
OCxRS > PRy and PRy >= OCxR	None	Only the rising edge will be generated at the OCx pin. The OCxIF will not be set.	Rising edge/ transition to high
OCxR > PRy	None	Unsupported mode; timer resets prior to match condition.	Remains low

Note 1: In all the cases considered herein, the TMRy register is assumed to be initialized to 0x0000.

2: OCxR = Compare Register, OCxRS = Secondary Compare Register, TMRy = Timery Count and PRy = Timery Period Register.

16.3.2.4 Dual Compare Mode: Continuous Output Pulses

To configure the output compare module for this mode, set control bits OCM<2:0> = `101'. In addition, the compare time base must be selected and enabled. Once this mode has been enabled, the output pin, OCx, will be driven low and remain low until a match occurs between the compare time base and OCxR register. Please note the following key timing events (refer to Figure 16-14 and Figure 16-16):

- The OCx pin is driven high one PBCLK after the compare match occurs between the compare time base and OCxR register. The OCx pin will remain high until the next match event occurs between the time base and the OCxRS register, at which time the pin will be driven low. This pulse generation sequence of a low-to-high and high-to-low edge will repeat on the OCx pin without further user intervention.
- Continuous pulses will be generated on the OCx pin until a mode change is made or the module is disabled.
- The compare time base will count up to the value contained in the associated period register and then reset to 0x0000 on the next instruction clock.
- If the compare time base period register value is less than the OCxRS register value, then no falling edge is generated. The OCx pin will remain high until OCxRS <= PRy, a mode change is made, or the device is reset.
- The respective channel interrupt flag, OCxIF, is asserted when the OCx pin is driven low (falling edge of single pulse).

General Dual Compare mode generating a continuous output pulse is illustrated in Figure 16-14. Figure 16-16 depicts another timing example where OCxRS > PRy. In this example, no falling edge of the pulse is generated, because the time base will reset before counting up to the contents of OCxRS.







Figure 16-15: Dual Compare Mode: Continuous Output Pulse (PRy = OCxRS, 32-Bit Mode)





Compare

16.3.2.5 Setup for Continuous Output Pulse Generation

When control bits OCM<2:0> (OCxCON<2:0>) are set to '101', the selected output compare channel initializes the OCx pin to the low state and generates output pulses on each and every compare match event.

For the user to configure the module for the generation of a continuous stream of output pulses, the following steps are required (these steps assume the timer source is initially turned off, but this is not a requirement for the module operation):

- 1. Determine the peripheral clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
- 2. Calculate the time to the rising edge of the output pulse, relative to the TMRy start value (0x0000).
- 3. Calculate the time to the falling edge of the pulse, based on the desired pulse width and the time to the rising edge of the pulse.
- 4. Write the values computed in step 2 and 3 above into the compare register, OCxR, and the secondary compare register, OCxRS, respectively.
- 5. Set the timer period register, PRy, to a value equal to or greater than the value in OCxRS, the secondary compare register.
- 6. Set OCM<2:0> = '101' and the OCTSEL (OCxCON<3>) bit to the desired timer source (for 16-bit mode only). The OCx pin state will now be driven low.
- 7. Enable the compare time base by setting the TON (TyCON<15>) bit to '1'.
- 8. Upon the first match between TMRy and OCxR, the OCx pin will be driven high.
- 9. When the compare time base, TMRy, matches the secondary compare register, OCxRS, the second and trailing edge (high-to-low) of the pulse is driven onto the OCx pin.
- 10. As a result of the second compare match event, the OCxIF interrupt flag bit is set.
- 11. When the compare time base and the value in its respective period register match, the TMRy register resets to 0x0000 and resumes counting.
- 12. Steps 8 through 11 are repeated, and a continuous stream of pulses is generated, indefinitely. The OCxIF flag (refer to the IF0 register for the bit position of each channel's interrupt flag) is set on each OCxRS-TMRy compare match event.

Example 16-7 shows example code for configuration of the continuous output pulse event.

Example 16-7: Continuous Output Pulse Setup and Interrupt Servicing (16-Bit Mode)

// The following code example will set the Output Compare 1 module // for interrupts on the continuous pulse event and select Timer2 $\ensuremath{{\prime}}\xspace$) as the clock source for the compare time-base. $T2CON = 0 \times 0010;$ // Configure Timer2 for a prescaler of 2 $OC1CON = 0 \times 0000;$ // disable OC1 module // Configure OC1 module for Pulse output $OC1CON = 0 \times 0005;$ OC1R = 0x3000;// Initialize Compare Register 1 OC1RS = 0x3003; // Initialize Secondary Compare Register 1 PR2 = 0x5000;// Set period // configure int IFSOCLR = 0x00000040; // Clear the OC1 interrupt flag IFS0SET = 0x0000040; // Enable OC1 interrupt IPC1SET = 0x001C0000; // Set OC1 interrupt priority to 7, // the highest level IPC1SET = 0x00030000; // Set Subpriority to 3, maximum // Enable Timer2 T2CONSET = 0x8000;// Enable OC1 $OC1CONSET = 0 \times 8000;$ // Example code for Output Compare 1 ISR: void__ISR(_OUTPUT_COMPARE_1_VECTOR, ip17) OC1_IntHandler (void) // insert user code here IFSOCLR= 0x0040; // Clear the OC1 interrupt flag }

Compare

Example 16-8: Continuous Output Pulse Setup and Interrupt Servicing (32-Bit Mode)

```
// The following code example will set the Output Compare 1 module
// for interrupts on the continuous pulse event and select Timer2
// as the clock source for the compare time-base.
T2CON = 0 \times 0018;
                                       // Configure Timer2 for 32-bit operation
                                       // with a prescaler of 2. The Timer2/Timer3
                                       // pair is accessed via registers associated
                                       // with the Timer2 register
OC1CON = 0 \times 0000;
                                       // disable OC1 module
OC1CON = 0 \times 0005;
                                       // Configure OC1 module for Pulse output
OC1R = 0x3000;
                                       // Initialize Compare Register 1
OC1RS = 0x3003;
                                       // Initialize Secondary Compare Register 1
PR2 = 0 \times 00500000;
                                       // Set period (PR2 is now 32-bits wide)
                                       // configure int
IFSOCLR = 0x00000040;
IFSOSET = 0x00000040;
                                       // Clear the OC1 interrupt flag
                                       // Enable OC1 interrupt
IPC1SET = 0x001C0000;
                                     // Set OC1 interrupt priority to 7,
                                     // the highest level
IPC1SET = 0x00030000;
                                       // Set Subpriority to 3, maximum
T2CONSET = 0 \times 8000;
                                       // Enable Timer2
OC1CONSET = 0x8000;
                                       // Enable OC1
// Example code for Output Compare 1 ISR:
void__ISR(_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntHandler (void)
{
// insert user code here
IFSOCLR = 0 \times 0040;
                                       // Clear the OC1 interrupt flag
}
```

16.3.2.6 Special Cases for Dual Compare Mode Generating Continuous Output Pulses

Depending on the relationship of the OCxR, OCxRS and PRy values, the output compare module may not provide the expected results. These special cases are specified in Table 16-3, along with the resulting behavior of the module.

Table 16-3: Special Cases for Dual Compare Mode Generating Continuous Output Pulses

SFR Logical Relationship	Special Conditions	Operation	Output at OCx
PRy >= OCxRS and OCxRS > OCxR	OCxR = 0 Initialize TMRy = 0	In the first iteration of the TMRy counting from 0x0000 up to PRy, the OCx pin remains low; no pulse is generated. After the TMRy resets to zero (on period match), the OCx pin goes high. Upon the next TMRy to OCxRS match, the OCx pin goes low. If OCxR = 0 and PRy = OCxRS, the pin will remain low for one clock cycle, then be driven high until the next TMRy to OCxRS match. The OCxIF bit will be set as a result of the second compare. There are two alternative initial conditions to consider: a. Initialize TMRy = 0 and set OCxR >= 1 b. Initialize TMRy = PRy (PRy > 0) and set OCxR = 0	Continuous pulses with the first pulse delayed by the value in the PRy register, depending on setup.
PRy >= OCxR and OCxR >= OCxRS	OCxR >= 1 and PRy >= 1	TMRy counts up to OCxR and on a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a high state. TMRy then continues to count and eventually resets on period match (i.e., PRy =TMRy). The timer then restarts from 0x0000 and counts up to OCxRS. On a compare match event (i.e., TMRy = OCxR), the OCx pin is driven to a low state. The OCxIF bit will be set as a result of the second compare.	Continuous pulses
OCxRS > PRy and PRy >= OCxR	None	Only one transition will be generated at the OCx pin until the OCxRS register contents have been changed to a value less than or equal to the period register contents (PRy). OCxIF is not set until then.	Rising edge/ transition to high
OCxR > PRy	None	Unsupported mode; Timer resets prior to match condition.	Remains low

Note 1: In all the cases considered herein, the TMRy register is assumed to be initialized to 0x0000.

2: OCxR = Compare Register, OCxRS = Secondary Compare Register, TMRy = Timery Count and PRy = Timery Period Register.

16.3.3 Pulse Width Modulation Mode

When control bits OCM<2:0> (OCxCON<2:0>) are set to '110' or '111', the selected output compare channel is configured for the PWM (Pulse-Width Modulation) mode of operation.

The following two PWM modes are available:

- PWM without Fault Protection Input
- PWM with Fault Protection Input

The OCFA or OCFB Fault input pin is utilized for the second PWM mode. In this mode, an asynchronous logic level '0' on the OCFx pin will cause the selected PWM channel to be shut down. (Refer to **16.3.3.1 "PWM with Fault Protection Input Pin"**.)

In PWM mode, the OCxR register is a read-only slave duty cycle register and OCxRS is a buffer register that is written by the user to update the PWM duty cycle. On every timer to period register match event (end of PWM period), the duty cycle register, OCxR, is loaded with the contents of OCxRS. The TylF interrupt flag is asserted at each PWM period boundary.

The following steps should be taken when configuring the output compare module for PWM operation:

- 1. Set the PWM period by writing to the selected timer period register (PRy).
- 2. Set the PWM duty cycle by writing to the OCxRS register.
- 3. Write the OxCR register with the initial duty cycle.
- 4. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 5. Configure the Output Compare module for one of two PWM Operation modes by writing to the Output Compare mode bits, OCM<2:0> (OCxCON<2:0>).
- Set the TMRy prescale value and enable the time base by setting TON (TxCON<15>) = '1'.



An example PWM output waveform is shown in Figure 16-17.

Figure 16-17: PWM Output Waveform



16.3.3.1 PWM with Fault Protection Input Pin

When the Output Compare mode bits, OCM<2:0> (OCxCON<2:0>), are set to '111', the selected output compare channel is configured for the PWM mode of operation. All functions described in **16.3.3 "Pulse Width Modulation Mode"** apply, with the addition of input Fault protection.

Fault protection is provided via the OCFA and OCFB pins. The OCFA pin is associated with the output compare channels 1 through 4, while the OCFB pin is associated with the output compare channel 5.

If a logic '0' is detected on the OCFA/OCFB pin, the selected PWM output pin(s) are placed in the high-impedance state. The user may elect to provide a pull-down or pull-up resistor on the PWM pin to provide for a desired state if a Fault condition occurs. The shutdown of the PWM output is immediate and is not tied to the device clock source. This state will remain until the following conditions are met:

- The external Fault condition has been removed
- The PWM mode is re-enabled by writing to the appropriate mode bits, OCM<2:0> (OCxCON<2:0>)

As a result of the Fault condition, the respective interrupt flag, OCxIF bit, is asserted and an interrupt will be generated, if enabled. Upon detection of the Fault condition, the OCFLT bit (OCxCON<4>) is asserted high (logic '1'). This bit is a read-only bit and will only be cleared once the external Fault condition has been removed and the PWM mode is re-enabled by writing to the appropriate mode bits, OCM<2:0> (OCxCON<2:0>).

Note: The external Fault pins, if enabled for use, will continue to control the OCx output pins while the device is in SLEEP or IDLE mode.

16.3.3.2 PWM Period

The PWM period is specified by writing to PRy, the Timery period register. The PWM period can be calculated using the following formula:

Equation 16-1: Calculating the PWM Period	Equation 16-1:	Calculating the PWM Period
---	----------------	----------------------------

PWM Period = $[(PR + 1) \bullet TPB \bullet (TMR Prescale Value)]$

PWM Frequency = 1/[PWM Period]

The PWM period must not exceed the width of the Period Register for the selected mode, 16 bits for 16-bit mode or 32 bits for 32-bit mode. If the calculated period is too large, select a larger prescaler to prevent overflow. To maintain maximum PWM resolution, select the smallest prescaler that does not result in an overflow.

Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

16.3.3.3 PWM Duty Cycle

The PWM duty cycle is specified by writing to the OCxRS register. The OCxRS register can be written to at any time, but the duty cycle value is not latched into OCxR until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation. In the PWM mode, OCxR is a read-only register.

Some important boundary parameters of the PWM duty cycle include the following:

- If the duty cycle register OCxR is loaded with 0x0000, the OCx pin will remain low (0% duty cycle).
- If OCxR is greater than PRy (timer period register), the pin will remain high (100% duty cycle).
- If OCxR is equal to PRy, the OCx pin will be low for one time base count value and high for all other count values.

See Figure 16-18 for PWM mode timing details. Table 16-4 through Table 16-9 show example PWM frequencies and resolutions for a device with the Peripheral Bus operating at a variety of frequencies.

Equation 16-2: Calculation for Maximum PWM Resolution



Equation 16-3: PWM Period and Duty Cycle Calculation











PWM Frequency	19 Hz	153 Hz	305 Hz	2.44 kHz	9.77 kHz	78.1 kHz	313 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	0xFFFF	0xFFFF	0x7FFF	0x0FFF	0x03FF	0x007F	0x001F
Resolution (bits)	16	16	15	12	10	7	5

Table 16-4: Example PWM Frequencies and Resolutions with a 10 MHz (16-Bit Mode) Peripheral Bus Clock

Table 16-5: Example PWM Frequencies and Resolutions with a 30 MHz (16-Bit Mode) Peripheral Bus Clock

PWM Frequency	58 Hz	458 Hz	916 Hz	7.32 kHz	29.3 kHz	234 kHz	938 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	0xFC8E	0xFFDD	0x7FEE	0x1001	0x03FE	0x007F	0x001E
Resolution (bits)	16	16	15	12	10	7	5

Table 16-6: Example PWM Frequencies and Resolutions with a 50 MHz (16-Bit Mode) Peripheral Bus Clock

PWM Frequency	57 Hz	458 Hz	916 Hz	7.32 kHz	29.3 kHz	234 kHz	938 kHz
Timer Prescaler Ratio	64	8	1	1	1	1	1
Period Register Value	0x349C	0x354D	0xD538	0x1AAD	0x06A9	0x00D4	0x0034
Resolution (bits)	13.7	13.7	15.7	12.7	10.7	7.7	5.7

Table 16-7: Example PWM Frequencies and Resolutions with a 50 MHz (16-Bit Mode) Peripheral Bus Clock

PWM Frequency	100 Hz	200 Hz	500 Hz	1 kHz	2 kHz	5 kHz	10 kHz
Timer Prescaler Ratio	8	8	8	1	8	1	1
Period Register Value (hex)	0xF423	0x7A11	0x30D3	0xC34F	0x0C34	0x270F	0x1387
Resolution (bits) (decimal)	15.9	14.9	13.6	15.6	11.6	13.3	12.3

Table 16-8: Example PWM Frequencies and Resolutions with a 50 MHz (16-Bit Mode) Peripheral Bus Clock

PWM Frequency	100 Hz	200 Hz	500 Hz	1 kHz	2 kHz	5 kHz	10 kHz
Timer Prescaler Ratio	8	4	2	1	1	1	1
Period Register Value (hex)	0xF423	0xF423	0xC34F	0x0C34F	0x61A7	0x270F	0x1387
Resolution (bits) (decimal)	15.9	15.9	15.6	15.6	14.6	13.3	12.3

Table 16-9: Example PWM Frequencies and Resolutions with a 50 MHz (32-Bit Mode) Peripheral Bus Clock

PWM Frequency	100 Hz	200 Hz	500 Hz	1 kHz	2 kHz	5 kHz	10 kHz
Timer Prescaler Ratio	1	1	1	1	1	8	1
Period Register Value (hex)	0x0007A11 F	0x0003D08 F	0x0001869 F	0x0000C34 F	0x000061A 7	0x000004E 1	0x00001387
Resolution (bits) (decimal)	18.9	17.9	16.6	15.6	14.6	10.3	12.3

Example 16-9 shows configuration and interrupt service code for the PWM mode of operation.

Example 16-9: PWM Mode Setup and Interrupt Servicing (16-Bit Mode)

```
// The following code example will set the Output Compare 1 module
// for PWM mode with FAULT pin disabled, a 50% duty cycle and a
// PWM frequency of 52.08 kHz at Fosc = 40 MHz. Timer2 is selected as
// the clock for the PWM time base and Timer2 interrupts
// are enabled.
OC1CON = 0 \times 0000;
                                      // Turn off OC1 while doing setup.
OC1R = 0x0060;
                                      // Initialize primary Compare Register
OC1RS = 0x0060;
                                      // Initialize secondary Compare Register
OC1CON = 0 \times 0006;
                                      // Configure for PWM mode
PR2 = 0x00BF;
                                      // Set period
                                      // configure int
IFSOCLR = 0x0000040;
                                      // Clear the OC1 interrupt flag
IFS0SET = 0x00000040;
                                      // Enable OC1 interrupt
IPC1SET = 0x001C0000;
                                      // Set OC1 interrupt priority to 7,
                                      // the highest level
IPC1SET = 0x00030000;
                                      // Set Subpriority to 3, maximum
T2CONSET = 0 \times 8000;
                                      // Enable Timer2
OC1CONSET = 0 \times 8000;
                                      // Enable OC1
// Example code for Output Compare 1 ISR:
void__ISR(_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntHandler (void)
// insert user code here
IFSOCLR = 0 \times 0040;
                                      // Clear the OC1 interrupt flag
}
```

```
Output
Compare
```

Example 16-10: PWM Mode Setup and Interrupt Servicing (32-Bit Mode)

```
// The following code example will set the Output Compare 1 module
// for PWM mode with FAULT pin disabled, a 50% duty cycle and a
// PWM frequency of 52.08 kHz at Fosc = 40 MHz. Timer2 is selected as
// the clock for the PWM time base and Timer2 interrupts
// are enabled.
OC1CON = 0 \times 0000;
                                       // Turn off OC1 while doing setup.
OC1R = 0x00600000;
                                      // Initialize primary Compare Register
OC1RS = 0x00600000;
                                      // Initialize secondary Compare Register
OC1CON = 0 \times 0006;
                                      // Configure for single pulse mode
PR2 = 0 \times 00600000;
                                      // Set period
                                      // configure int
IFSOCLR = 0 \times 00000040;
                                      // Clear the OC1 interrupt flag
IFS0SET = 0x0000040;
                                      // Enable OC1 interrupt
IPC1SET = 0x001C0000;
                                      // Set OC1 interrupt priority to 7,
                                      // the highest level
IPC1SET = 0x00030000;
                                      // Set Subpriority to 3, maximum
T2CONSET = 0x8000;
                                      // Enable Timer2
OC1CONSET = 0 \times 8000;
                                       // Enable OC1
// Example code for Output Compare 1 ISR:
void__ISR(_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntHandler (void)
\slashed{scalar} // insert user code here
IFSOCLR = 0 \times 0040;
                                      // Clear the OC1 interrupt flag
}
```

16.4 INTERRUPTS

Each of the available output compare channels has a dedicated interrupt bit OCxIF, and a corresponding interrupt enable/mask bit OCxIE. These bits are used to determine the source of an interrupt and to enable or disable an individual interrupt source. The priority level of each of the channels can also be set independently of the other channels.

OCxIF is set when an output compare channel detects a predefined match condition that is defined as an event generating an interrupt. The OCxIF bit will then be set without regard to the state of the corresponding OCxIE bit. The OCxIF bit can be polled by software if desired.

The OCxIE bit is used to define the behavior of the Vector Interrupt Controller (VIC) when a corresponding OCxIF is set. When the OCxIE bit is clear, the VIC module does not generate a CPU interrupt for the event. If the OCxIE bit is set, the VIC module will generate an interrupt to the CPU when the corresponding OCxIF bit is set (subject to the priority and subpriority as outlined below).

It is the responsibility of the routine that services a particular interrupt to clear the appropriate interrupt flag bit before the service routine is complete.

The priority of each output compare channel can be set independently via the OCxIP<2:0> bits. This priority defines the priority group that the interrupt source will be assigned to. The priority groups range from a value of 7, the highest priority, to a value of 0, which does not generate an interrupt. An interrupt being serviced will be preempted by an interrupt in a higher priority group.

The subpriority bits allow setting the priority of an interrupt source within a priority group. The values of the subpriority, OCxIS<1:0>, range from 3, the highest priority, to 0, the lowest priority. An interrupt with the same priority group but having a higher subpriority value will preempt a lower subpriority interrupt that is in progress.

The priority group and subpriority bits allow more than one interrupt source to share the same priority and subpriority. If simultaneous interrupts occur in this configuration, the natural order of the interrupt sources within a priority/subpriority group pair determines the interrupt generated. The natural priority is based on the vector numbers of the interrupt sources. The lower the vector number, the higher the natural priority of the interrupt. any interrupts that were overridden by natural order will then generate their respective interrupts (based on priority, subpriority, and natural order) after the interrupt flag for the current interrupt is cleared.

After an enabled interrupt is generated, the CPU will jump to the vector assigned to that interrupt. The vector number for the interrupt is the same as the natural order number. The CPU will then begin executing code at the vector address. The user's code at this vector address should perform any operations required (such as reloading the duty cycle and clearing the interrupt flag), and then exit. Refer to **Section 8. "Interrupts"** for the vector address table details and for more information on interrupts.

Compare

16.5 I/O PIN CONTROL

When the output compare module is enabled, the I/O pin direction is controlled by the compare module. The compare module returns the I/O pin control back to the appropriate pin LAT and TRIS control bits when it is disabled.

When the PWM with Fault Protection Input mode is enabled, the OCFx Fault pin must be configured for an input by setting the respective TRIS SFR bit. The OCFx Fault input pin is not automatically configured as an input when the PWM fault mode is selected.

Table 16-10: Pins Associated with Output Compare Modules 1-5

Pin Name	Module Control	Pin Type	Buffer Type	Description
OC1	ON	0	—	Output Compare/PWM Channel 1
OC2	ON	0	—	Output Compare/PWM Channel 2
OC3	ON	0	_	Output Compare/PWM Channel 3
OC4	ON	0	—	Output Compare/PWM Channel 4
OC5	ON	0	—	Output Compare/PWM Channel 5
OCFA	ON	I	ST	PWM Fault Protection A Input (for Channels 1-4)
OCFB	ON	I	ST	PWM Fault Protection B Input (for Channel 5)

Legend: ST = Schmitt Trigger input with CMOS levels

I = Input

O = Output

16.6 OPERATION IN POWER-SAVING AND DEBUG MODES

Note: In this manual, a distinction is made between a power mode as it is used in a specific module, and a power mode as it is used by the device, e.g., Sleep mode of the Comparator and SLEEP mode of the CPU. To indicate which type of power mode is intended, uppercase and lowercase letters (Sleep, Idle, Debug) signify a module power mode, and all uppercase letters (SLEEP, IDLE, DEBUG) signify a device power mode.

16.6.1 Output Compare Operation in SLEEP Mode

When the device enters SLEEP mode, the system clock is disabled. During SLEEP, the Output Compare modules will drive the pin to the same active state as driven prior to entering SLEEP. The module will then halt at this state.

For example, if the pin was high and the CPU entered the SLEEP state, the pin will stay high. Likewise, if the pin was low and the CPU entered the SLEEP state, the pin will stay low. In both cases, when the device wakes up, the Output Compare module will resume operation.

When the module is operating in PWM Fault mode, the asynchronous portions of the fault circuit remain active. If a fault is detected, the compare output enable signal is deasserted and OCFLT (OCxCON<4>) is set. If the corresponding interrupt is enabled, an interrupt will be generated and the device will wake-up from SLEEP.

16.6.2 Output Compare Operation in IDLE Mode

When the device enters IDLE mode, the system clock sources remain functional and the CPU stops executing code. The SIDL bit (OCxCON<13>) selects if the compare module will stop operation when the device enters IDLE mode or whether the module will continue normal operation in IDLE mode.

- If SIDL = 1, the module will discontinue operation in IDLE mode. The module will perform the same procedures when stopped in IDLE mode as it does for SLEEP mode.
- If SIDL = 0, the module will continue operation in IDLE only if the selected time base is set to operate in IDLE mode. The output compare channel(s) will operate during the CPU IDLE mode if the SIDL bit is a logic '0'. Furthermore, the time base must be enabled with the respective SIDL bit set to a logic '0'.

Note: The external Fault pins, if enabled for use, will continue to control the associated OCx output pins while the device is in SLEEP or IDLE mode.

• When the module is operating in PWM Fault mode, the asynchronous portions of the fault circuit remain active. If a fault is detected, the compare output enable signal is deasserted and OCFLT (OCxCON<4>) is set. If the corresponding interrupt is enabled, an interrupt will be generated and the device will wake-up from IDLE.

16.6.3 Output Compare Operation in DEBUG Mode

The FRZ bit (OCxCON<14>) determines whether the Output Compare module will run or stop while the CPU is executing Debug Exception code (i.e., the application is halted) in DEBUG mode. When FRZ = '0', the Output Compare module continues to run even when the application is halted in DEBUG mode. When FRZ = 1 and the application is halted in DEBUG mode, the module will freeze its operations and make no changes to the state of the Output Compare module. The module will resume its operation after the CPU resumes execution.

When the module is operating in PWM Fault mode, the asynchronous portions of the fault circuit remain active. If a fault is detected, the compare output enable signal is deasserted and OCFLT (OCxCON<4>) is set. If the corresponding interrupt is enabled, an interrupt will be generated.

Note: The FRZ bit is readable and writable only when the CPU is executing in Debug Exception mode. In all other modes, the FRZ bit reads as '0'. If FRZ bit is changed during DEBUG mode, the new value does not take effect until the current Debug Exception mode is exited and re-entered. During the Debug Exception mode, the FRZ bit reads the state of the peripheral when entering DEBUG mode.

Compare

16.7 EFFECTS OF VARIOUS RESETS

16.7.1 MCLR Reset

Following a MCLR event, the OCxCON, OCxR, and OCxRS registers for each Output Compare module are reset to a value of 0x00000000.

16.7.2 Power-on Reset

Following a Power-on (POR) event, the OCxCON, OCxR, and OCxRS registers for each Output Compare module are reset to a value of 0x00000000.

16.7.3 Watchdog Timer Reset

The status of the OCMP control registers after a Watchdog Timer (WDT) event depends on the operational mode of the CPU prior to the WDT event.

If the device is not in SLEEP, a WDT event will force the OCxCON, OCxR, and OCxRS registers to a Reset value of 0x00000000.

If the device is in SLEEP when a WDT event occurs, the contents of the OCxCON, OCxR and OCxRS register values are not affected.

16.8 OUTPUT COMPARE APPLICATION

This is an example application using the PWM mode of the Output Compare module to control the speed of a DC motor. The speed of the motor is controlled by changing the PWM duty cycle.

The circuit consists of the following:

- A PIC32MX device to generate the PWM.
- A TC4431 or equivalent MOSFET driver to drive the MOSFET.
- A MOSFET to drive the motor.
- A pull-up resistor is used to pull the input of the MOSFET driver high when the PIC32MX is in Reset. This prevents unwanted motor operation during start-up.
- A DC motor.

Example 16-11: PWM Mode Example Application (16-Bit Mode)

```
// The following code example will set the Output Compare 1 module
// for PWM mode w/o FAULT pin enabled, a 50% duty cycle and a
// PWM frequency of 52.08 kHz at FP = 40 MHz. Timer2 is selected as
\ensuremath{{\prime}}\xspace // the clock for the PWM time base and Timer2 interrupts
// are enabled. This example ramps the PWM duty cycle from min to max, then
// from max to min and repeats. The rate at which the PWM duty cycle is
// changed can be adjusted by the rate at which the Timer2 overflows.
// The PWM period can be changed by writing a different value to the PR2
// register. If the PR2 value is adjusted the maximum PWM value will also
// have to be adjusted so that it is not greater than the PR2 value.
unsigned int Pwm;
                                      // variable to store calculated PWM value
unsigned char Mode = 0;
                                      // variable to determine ramp up or ramp down
OC1CON = 0 \times 0000;
                                      // Turn off OC1 while doing setup.
OC1R = 0 \times 0000;
                                      // Initialize primary Compare Register
OC1RS = 0 \times 0000;
                                      // Initialize secondary Compare Register
OC1CON = 0 \times 0006;
                                      // Configure for PWM mode
PR2 = 0xFFFF;
                                      // Set period
                                      // configure int
IFSOCLR = 0x0000040;
                                      // Clear the OC1 interrupt flag
IFSOSET = 0x0000040;
                                      // Enable OC1 interrupt
IPC1SET = 0x001C0000;
                                      // Set OC1 interrupt priority to 7,
                                      // the highest level
IPC1SET = 0x00030000;
                                      // Set Subpriority to 3, maximum
T2CONSET = 0x8000;
                                      // Enable Timer2
                                      // Enable OC1
OC1CONSET = 0x8000;
// Example code for Output Compare 1 ISR:
void__ISR(_OUTPUT_COMPARE_1_VECTOR, ipl7) OC1_IntHandler (void)
{
if ( Mode )
    {
       if ( Pwm < 0xFFFF )
                                     // ramp up mode
       {
                                      // If the duty cycle is not at max, increase
           Pwm ++;
           OC1RS = Pwm;
                                      // Write new duty cycle
       }
       else
       {
           Mode = 0;
                                      // PWM is at max, change mode to ramp down
       }
    }
                                      // end of ramp up
    else
    {
       if ( !Pwm )
                                      // ramp down mode
       {
           Pwm --;
                                      // If the duty cycle is not at min, increase
           OC1RS = Pwm;
                                      // Write new duty cycle
       }
       else
       {
           Mode = 1;
                                      // PWM is at min, change mode to ramp up
       }
    }
                                      // end of ramp down
        // insert user code here
       IFSOCLR = 0x0040;
                                      // Clear the OC1 interrupt flag
}
```





16.9 DESIGN TIPS

Question 1: The Output Compare pin stops functioning even when the SIDL bit is not set. Why?

Answer: This is most likely to occur when the SIDL bit (TxCON<13>) of the associated timer source is set. Therefore, it is the timer that actually goes into IDLE mode when the PWRSAV instruction is executed.

Question 2: Can I use the Output Compare modules with the selected time base configured for 32-bit mode?

Answer: Yes. The timer can be used in 32-bit mode as a time base for the Output Compare modules by setting the T32 bit (TxCON<3>). For proper operation, the Output Compare module must be configured for 32-bit Compare mode by setting the OC32 bit (OCxCON<5>) for all Output Compare modules using the 32-bit timer as a time base.

16.10 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32MX device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Output Compare module are:

Title

Application Note

No related application notes at this time.

N/A

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32MX family of devices.

16.11 REVISION HISTORY

Revision A (October 2007)

This is the initial released version of this document.

Revision B (October 2007)

Updated document to remove Confidential status.

Revision C (April 2008)

Revised status to Preliminary; Revised U-0 to r-x.

Revision D (June 2008)

Revised Registers 16-1, 16-20, 16-32; Revised Examples 16-3, 16-4, 16-5, 16-6, 16-7, 16-8, 16-9, 16-10, 16-11; Added TMR1 and TMR2 to Summary Table; Revised Section 16.3, Notes; Change Reserved bits from "Maintain as" to "Write"; Added Note to ON bit (0CxCON, T2CON, T3CON Registers).

NOTES: