

6



Section 6. Oscillators

HIGHLIGHTS

This section of the manual contains the following topics:

6.1	Introduction	6-2
6.2	Control Registers	6-3
6.3	Operation: Clock Generation and Clock Sources	6-20
6.4	Interrupts	
6.5	Input/Output Pins	
6.6	Operation in Power-Saving Modes	
6.7	Effects of Various Resets	
6.8	Design Tips	
6.9	Related Application Notes	6-43
6.10	Revision History	6-44

6.1 INTRODUCTION

This section describes the PIC32MX oscillator system and its operation. The PIC32MX oscillator system has the following modules and features:

- A total of four external and internal oscillator options as clock sources
- On-chip PLL with user-selectable input divider, multiplier, and output divider to boost operating frequency on select internal and external oscillator sources
- · On-chip user selectable divisor postscaler on select oscillator sources
- Software-controllable switching between various clock sources
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown

A simplified diagram of the oscillator system is shown in Figure 6-1.




Figure 6-1: PIC32MX Family Clock Diagram

6.2 CONTROL REGISTERS

The Oscillator module consists of the following Special Function Registers (SFRs):

• OSCCON: Control Register for the Oscillator module

OSCCONCLR, OSCCONSET, OSCCONINV: Atomic Bit Manipulation Write-only Registers for OSCCON register

 OSCTUN: FRC Tuning Register for the Oscillator module OSCTUNCLR, OSCTUNSET, OSCTUNINV: Atomic Bit Manipulation Write-only Registers for OSCTUN register

The Oscillator module also has the following associated bits for interrupt control:

- Interrupt Flag Status bits (IFS1<14>) for Clock Fail FSCMIF in IFS1 Interrupt register
- Interrupt Enable Control bits (IEC1<14>) for Clock Fail FSCMIE in IEC1 Interrupt register
- Interrupt Priority Control bits (FSCMIP<12:10>) for Clock Fail in IPC8 Interrupt register
- Interrupt Subpriority Control bits (FSCMIP<9:8>) for Clock Fail in IPC8 Interrupt register

The following tables provide brief summaries of Oscillator-module-related registers. Corresponding registers appear after the summaries, followed by a detailed description of each register.

Bit Bit Bit Bit Bit Bit Bit Bit Name 31/23/15/7 30/22/14/6 29/21/13/5 28/20/12/4 27/19/11/3 26/18/10/2 25/17/9/1 24/16/8/0 OSCCON PLLODIV<2:0> FRCDIV<2:0> 31:24 23:16 SOSCRDY PBDIV<1:0> PLLMULT<2:0> 15:8 COSC<2:0> NOSC<2:0> 7:0 CLKLOCK ULOCK LOCK SLPEN CF UFRCEN SOSCEN OSWEN OSCCONCLR 31:0 Write clears selected bits in OSCCON, read yields undefined value OSCCONSET 31:0 Write sets selected bits in OSCCON, read yields undefined value OSCCONINV 31:0 Write inverts selected bits in OSCCON, read yields undefined value OSCTUN 31:24 _ 23:16 _ _ _ _ _ _ ____ ____ 15:8 TUN<5:0> 7:0 OSCTUNCI R Write clears selected bits in OSCTUN, read yields undefined value 31:0 OSCTUNSET 31:0 Write sets selected bits in OSCTUN, read yields undefined value OSCTUNINV 31:0 Write inverts selected bits in OSCTUN, read yields undefined value WDTCON ____ ____ ____ ____ ____ ____ 15:8 ON _ SWDTPS<4:0> WDTCLR WDTCONCLR 31:0 Write clears selected bits in WDTCON, read yields an undefined value WDTCONSET 31:0 Write sets selected bits in WDTCON, read yields an undefined value WDTCONINV Write inverts selected bits in WDTCON, read yields an undefined value 31:0 IFS1 31:24 USBIF FCEIF 23:16 DMA3IF DMA2IF DMA1IF DMA0IF RTCCIF FSCMIF I2C2MIF I2C2SIF I2C2BIF U2TXIF U2RXIF U2EIF 15:8 7:0 SPI2RXIF SPI2TXIF SPI2EIF CMP2IF CMP1IF PMPIF AD1IF CNIF IFS1CLR 31:0 Clears the selected bits in IFS1, read yields undefined value IFS1SET 31:0 Sets the selected bits in IFS1, read yields undefined value IFS1INV 31:0 Inverts the selected bits in IFS1, read yields undefined value

Table 6-1: Oscillators SFR Summary

				continueu)		1			
Name		Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0
IEC1	31:24	-	_	—	_	—	—	USBIE	FCEIE
	23:16	_	_	_	_	DMA3IE	DMA2IE	DMA1IE	DMA0IE
	15:8	RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE
	7:0	SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE
IEC1CLR	31:0		Write	e clears the se	elected bits in	IE0, read yie	lds undefined v	value	
IEC1SET	31:0		Wri	te sets the se	lected bits in	IE0, read yield	ls undefined va	alue	
IEC1INV	31:0		Write	e inverts the s	elected bits in	IE0, read yie	lds undefined v	/alue	
IPC8	31:24	_	—	—		DMA0IP<2:0	>	value	
	23:16	_	—	—		RTCCIP<2:0	> RTCCIS<1:0>		
	15:8	_	—	—		FSCMIP<2:0	>	FSCM	S<1:0>
	7:0	_	_	—		I2C2IP<2:0>		12C215	S<1:0>
IPC8CLR	31:0		Write	clears the se	lected bits in	IPC8, read yie	elds undefined	value	
IPC8SET	31:0		Write	e sets the sele	ected bits in I	PC8, read yie	ds undefined v	alue	
IPC8INV	31:0		Write	inverts the se	lected bits in	IPC8, read yi	elds undefined	value	
DEVCFG1	31:24	—	—	—	_	—	—	_	_
	23:16	FWDTEN	—	—	FWDTPS<4:0>				
	15:8	FCKS	M<1:0>	FPBDI	V<1:0>	—	OSCIOFNC	POSCN	ID<1:0>
	7:0	IESO	—	FSOSCEN	_	—	F	NOSC<2:0>	
DEVCFG2	31:24	_	_	_	_	—	_	_	_
	23:16	_	_	—	_	—	FF	PLLODIV<2:0:	>
	15:8	FUPLLEN	_	_	_	—	FU	IPLLIDIV<2:0	>
	7:0	_	F	PLLMULT<2:()>	—	FI	PLLIDIV<2:0>	,

Table 6-1: Oscillators SFR Summary (Continued)

r-x	r-x	R/W-x	R/W-x	R/W-x	R/W-0	R/W-0	R/W-1
_	_		PLLODIV<2:0	>		FRCDIV<2:0>	,
bit 31							bit 2
r-x	R-0	r-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
_	SOSCRDY	—	PBDI	V<1:0>		PLLMULT<2:0:	>
bit 23							bit 1
r-x	R-0	R-0	R-0	r-x	R/W-x	R/W-x	R/W-x
		COSC<2:0>		_		NOSC<2:0>	
bit 15							bit
R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0	R/W-x	R/W-0
CLKLOCK	ULOCK	LOCK	SLPEN	CF	UFRCEN	SOSCEN	OSWEN
bit 7							bit
Legend:	1.4					. .	1.14
R = Readable		W = Writable		P = Program		r = Reserved	DIT
J = Unimpler	nented bit	-n = Bit Value	al POR. (0,	x = Orknow	vn)		
bit 31-30	Reserved: W	rite '0'; ignore r	ead				
	PLLODIV<2:0	D>: Output Divi	der for PLL				
	PLLODIV<2:0 111 = PLL ou 110 = PLL ou	D>: Output Divided by total divided by total divided by	der for PLL / 256 / 64				
	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou	D: Output Dividual divided by utput divided by utput divided by utput divided by utput divided by	der for PLL / 256 / 64 / 32				
	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 100 = PLL ou	D>: Output Divi utput divided by utput divided by utput divided by utput divided by	der for PLL / 256 / 64 / 32 / 16				
bit 31-30 bit 29-27	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 100 = PLL ou 011 = PLL ou 010 = PLL ou	D>: Output Divi utput divided by utput divided by utput divided by utput divided by utput divided by utput divided by	der for PLL / 256 / 64 / 32 / 16 / 8 / 4				
	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 011 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou	D>: Output Divi utput divided by utput divided by utput divided by utput divided by utput divided by utput divided by utput divided by	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2				
	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 010 = PLL ou 010 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou Note: On R	D>: Output Divi utput divided by utput divided by	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1	to the valu	e of the FP	LLODIV config	guration bits
	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 010 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou Note: On R (DEVC	D>: Output Divi utput divided by utput divided by	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 / 1 its are set		e of the FP	LLODIV config	guration bits
bit 29-27	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 010 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou Note: On R (DEVC	 D>: Output Division of the second struct divided by atput divided by the second struct divided by the second struct divided by the second struct divided by atput divided by atput divided by the second struct divided by atput divided by the second struct divided struct distruct divided struct divided struct divided struct divided str	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 / 1 its are set		e of the FP	LLODIV config	guration bits
bit 29-27	PLLODIV<2:(111 = PLL ou 110 = PLL ou 101 = PLL ou 011 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou 000 = PLL ou Note: On R (DEVC) FRCDIV<2:0> 111 = FRC d 110 = FRC d	 Output Division of the second struct divided by atput divided by the second struct the second struct by a sec	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 / 1 its are set		e of the FP	LLODIV config	guration bits
bit 29-27	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 011 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou 000 = PLL ou Note: On R (DEVC FRCDIV<2:0 111 = FRC d 110 = FRC d 101 = FRC d	 D>: Output Division of the second seco	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 / 1 its are set		e of the FP	LLODIV config	guration bits
bit 29-27	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 011 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou 000 = PLL ou Note: On R (DEVC) FRCDIV<2:0> 111 = FRC d 110 = FRC d 101 = FRC d 100 = FRC d	 D>: Output Division of the second seco	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 / 1 its are set		e of the FP	LLODIV config	guration bits
bit 29-27	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 100 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou 000 = PLL ou Note: On R (DEVC) FRCDIV<2:0> 111 = FRC d 100 = FRC d 101 = FRC d 011 = FRC d 011 = FRC d 011 = FRC d	 D>: Output Division of the second struct divided by atput divided by EFG2<18:16>) Fast Internal ivided by 256 ivided by 64 ivided by 32 ivided by 16 ivided by 8 ivided by 4 	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 its are set RC Clock Div		e of the FP	LLODIV config	guration bits
bit 29-27	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 011 = PLL ou 011 = PLL ou 010 = PLL ou 000 = PLL ou 000 = PLL ou Note: On R (DEVC FRCDIV<2:0> 111 = FRC d 100 = FRC d 101 = FRC d 011 = FRC d	 D>: Output Division of the second seco	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 its are set RC Clock Div		e of the FP	LLODIV config	guration bits
bit 29-27 bit 26-24	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 011 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou Note: On R (DEVC FRCDIV<2:0= 111 = FRC d 100 = FRC d 011 = FRC d 011 = FRC d 010 = FRC d 001 = FRC d	 D>: Output Division of the second seco	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 / 1 / its are set RC Clock Div		e of the FP	LLODIV config	guration bits
bit 29-27	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 011 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLL ou 000 = PLL ou Note: On R (DEVC FRCDIV<2:0> 111 = FRC d 100 = FRC d 101 = FRC d 011 = FRC d 011 = FRC d 010 = FRC d 000 = FRC d 000 = FRC d	 D>: Output Division of the second struct divided by atput divided by 256 ivided by 4 ivided by 4 ivided by 4 ivided by 2 (de ivided by 1 	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 its are set RC Clock Div fault setting)	ider bits	e of the FP	LLODIV config	guration bits
bit 29-27 bit 26-24	PLLODIV<2:0 111 = PLL ou 110 = PLL ou 101 = PLL ou 101 = PLL ou 011 = PLL ou 010 = PLL ou 001 = PLL ou 000 = PLC ou Note: On R (DEVC) FRCDIV<2:0> 111 = FRC d 100 = FRC d 101 = FRC d 011 = FRC d 011 = FRC d 010 = FRC d 010 = FRC d 000 = FRC d	 D>: Output Division of the second system of the second syst	der for PLL / 256 / 64 / 32 / 16 / 8 / 4 / 2 / 1 its are set RC Clock Div fault setting) read llator Ready Ir idary Oscillato	ider bits ndicator bit r is running an	d is stable	LLODIV config	guration bits

Register 6-1:	OSCCON: Oscillator Control Register
bit 20-19	PBDIV<1:0>: Peripheral Bus Clock Divisor
	11 = PBCLK is SYSCLK divided by 8(default)
	10 = PBCLK is SYSCLK divided by 4
	01 = PBCLK is SYSCLK divided by 2 00 = PBCLK is SYSCLK divided by 1
	Note: On Reset these bits are set to the value of the Configuration bits (DEVCFG1<13:12>).
bit 18-16	PLLMULT<2:0>: PLL Multiplier bits
	111 = Clock is multiplied by 24
	110 = Clock is multiplied by 21
	101 = Clock is multiplied by 20 100 = Clock is multiplied by 19
	011 = Clock is multiplied by 18
	010 = Clock is multiplied by 17
	001 = Clock is multiplied by 16
	000 = Clock is multiplied by 15 Note: On Reset these bits are set to the value of the FPLLMULT Configuration bits
	(DEVCFG2<6:4>).
bit 15	Reserved: Write '0'; ignore read
bit 14-12	COSC<2:0>: Current Oscillator Selection bits
	111 = Fast Internal RC Oscillator divided by OSCCON <frcdiv> bits</frcdiv>
	110 = Fast Internal RC Oscillator divided by 16 101 = Low-Power Internal RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
	010 = Primary Oscillator (XT, HS or EC) 001 = Fast RC Oscillator with PLL module via Postscaler (FRCPLL)
	000 = Fast RC Oscillator (FRC)
	Note: On Reset these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).
bit 11	Reserved: Write '0'; ignore read
bit 10-8	NOSC<2:0>: New Oscillator Selection bits
	111 = Fast Internal RC Oscillator divided by OSCCON<frcdiv> bits</frcdiv>110 = Fast Internal RC Oscillator divided by 16
	101 = Low-Power Internal RC Oscillator (LPRC)
	100 = Secondary Oscillator (SOSC)
	011 = Primary Oscillator with PLL module (XTPLL, HSPLL or ECPLL)
	010 = Primary Oscillator (XT, HS or EC) 001 = Fast Internal RC Oscillator with PLL module via Postscaler (FRCPLL)
	000 = Fast Internal RC Oscillator (FRC)
	Note: On Reset these bits are set to the value of the FNOSC Configuration bits (DEVCFG1<2:0>).
bit 7	CLKLOCK: Clock Selection Lock Enable bit
	If FSCM is enabled (FCKSM1 =1): 1 = Clock and PLL selections are locked.
	0 = Clock and PLL selections are not locked and may be modified
	If FSCM is disabled (FCKSM1 =0):
	Note: Clock and PLL selections are never locked and may be modified.
bit 6	ULOCK: USB PLL Lock Status bit
	 1 = Indicates that the USB PLL module is in lock or USB PLL module start-up timer is satisfied 0 = Indicates that the USB PLL module is out of lock or USB PLL module start-up timer is in progress
	or USB PLL is disabled
bit 5	LOCK: PLL Lock Status bit
	1 = PLL module is in lock or PLL module start-up timer is satisfied
1.10.4	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	SLPEN: SLEEP Mode Enable bit
	 1 = Device will enter SLEEP mode when a WAIT instruction is executed 0 = Device will enter IDLE mode when a WAIT instruction is executed

Register 6-1: **OSCCON: Oscillator Control Register** bit 3 CF: Clock Fail Detect bit 1 = FSCM (Fail Safe Clock Monitor) has detected a clock failure 0 = No clock failure has been detected bit 2 UFRCEN: USB FRC Clock Enable bit 1 = Enable FRC as the clock source for the USB clock source 0 = Use the primary oscillator or USB PLL as the USB clock source bit 1 SOSCEN: 32.768 kHz Secondary Oscillator (SOSC) Enable bit 1 = Enable Secondary Oscillator 0 = Disable Secondary Oscillator Note: On Reset this bit is set to the value of the FSOSCEN Configuration bit (DEVCFG1<5>). bit 0 **OSWEN:** Oscillator Switch Enable bit 1 = Initiate an oscillator switch to selection specified by NOSC2:NOSC0 bits 0 = Oscillator switch is complete

Register 6-2: OSCCONCLR: Oscillator Control Clear Register

Write clears selected bits in OSCCON, read yields undefined value	
bit 31	bit 0

bit 31-0 Clears selected bits in OSCCON

A write of '1' in one or more bit positions clears the corresponding bit(s) in OSCCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example**: OSCCONCLR = 0x00000101 will clear bits 8 and 0 in OSCCON register.

Register 6-3: OSCCONSET: Oscillator Control Set Register

Write sets selected bits in OSCCON, read yields undefined value	ie
bit 31	bit 0

bit 31-0 Sets selected bits in OSCCON

A write of '1' in one or more bit positions sets the corresponding bit(s) in OSCCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** OSCCONSET = 0×00000101 will set bits 8 and 0 in OSCCON register.

Register 6-4: OSCCONINV: Oscillator Control Invert Register

Wri	te inverts selected bits in OSCCON, read yields undefined value	
bit 31		bit 0

bit 31-0 Inverts selected bits in OSCCON

A write of '1' in one or more bit positions inverts the corresponding bit(s) in OSCCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** OSCCONINV = 0×00000101 will invert bits 8 and 0 in OSCCON register.

Register 6-5:	OSCTUN:	FRC Tuning R	egister						
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
—	—	—	—	—	—	—	—		
bit 31							bit 24		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
	—	—		_		—	_		
bit 23							bit 16		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
		—		—			—		
bit 15							bit 8		
r v	r	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
r-x	r-x	R/VV-U	R/W-0		<5:0>	R/W-0	R/W-U		
 bit 7	_			TUN	<0.0>		bit 0		
Dit 7							Dit U		
Legend:									
R = Readabl	e bit	W = Writable	bit	P = Programr	nable bit	r = Reserved I	oit		
U = Unimple	mented bit	-n = Bit Value	at POR: ('0', '1	l', x = Unknow	n)				
bit 31:6	Reserved: W	Vrite '0'; ignore	read						
bit 5-0	TUN<5:0>: F	RC Oscillator T	uning bits						
	011111 =M a	aximum frequen	су.						
	011110 =								
	•								
	000001 =	enter frequency.		at calibrated f	roquonov				
	111111 =	inter frequency.	Oscillator Turis		requency.				
	•								
	100001 =								
	100000 =Mi	nimum frequend	cy.						

Register 6-6: OSCTUNCLR: FRC Tuning Clear Register

Write clears selected bits in OSCTUN, read yields undefined value	
bit 31	bit 0

bit 31-0 Clears selected bits in OSCTUN

A write of '1' in one or more bit positions clears the corresponding bit(s) in OSCTUN register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example**: OSCTUNCLR = 0x00000021 will clear bits 5 and 0 in OSCTUN register.

Register 6-7: OSCTUNSET: FRC Tuning Set Register

Write sets selected bits in OSCTUN, read yields unde	fined value
bit 31	bit 0

bit 31-0 Sets selected bits in OSCTUN

A write of '1' in one or more bit positions sets the corresponding bit(s) in OSCTUN register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** OSCTUNSET = 0×00000021 will set bits 5 and 0 in OSCTUN register.

Register 6-8: OSCTUNINV: FRC Tuning Invert Register

Write inverts selected bits in OS	SCTUN, read yields undefined value
bit 31	bit 0

bit 31-0 Inverts selected bits in OSCTUN

A write of '1' in one or more bit positions inverts the corresponding bit(s) in OSCTUN register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** OSCTUNINV = 0×00000021 will invert bits 5 and 0 in OSCTUN register.

r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
_	_	—	_	—	_	—	—	
bit 31							bit 2	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
—	_	—	—	—	—	—	_	
bit 23							bit 1	
R/W-0	r-x	r-x	r-x	r-x	r-x	r-x	r-x	
ON	—		_		_	_	_	
oit 15	·	· ·		•			bit	
r-x	R-x	R-x	R-x	R-x	R-x	r-0	R/W-0	
		N	VDTPS<4:0>			—	WDTCLR	
bit 7							bit	
Legend:								
R = Readable bit		W = Writable bit P = Programmable bit				r = Reserved bit		
U = Unimplemented bit		-n = Bit Value at POR: ('0', '1', x = Unknown)						

- 0 =Disable the WDT if it was enabled in software
- **Note 1:** A read of this bit will result in a '1' if the WDT is enabled by the device configuration or by software.
 - 2: The LPRC oscillator will automatically be enabled when this bit is set.
 - 3: When using 1:1 PBCLK divisor, the user's software should not read/write the peripheral's SFRs in the SYSCLK cycle immediately following the instruction that clears the module's ON bit.

Oscillators

Register 6-10: WDTCONCLR: Comparator Control Clear Register

	Write clears selected bits in WDTCON, read yields undefined value	
bit 31		bit 0

bit 31-0 Clear selected bits in WDTCON

A write of '1' in one or more bit positions clears the corresponding bit(s) in WDTCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register. **Example:** WDTCONCLR = 0×00008001 clears bits 15 and 0 in WDTCON register.

Register 6-11: WDTCONSET: Comparator Control Set Register

Write sets selected bits in WDTCON, read yields undefined val	ue
bit 31	bit 0

bit 31-0 Set selected bits in WDTCON

A write of '1' in one or more bit positions sets the corresponding bit(s) in WDTCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Example: WDTCONSET = 0x00008001 sets bits 15 and 0 in WDTCON register.

Register 6-12:	WDTCONINV: Comparator	Control Invert Register
----------------	-----------------------	-------------------------

Write inverts selected bits in WDTCON, read yields undefined value	•
bit 31	bit 0

bit 31-0 Inverts selected bits in WDTCON

A write of '1' in one or more bit positions inverts the corresponding bit(s) in WDTCON register and does not affect unimplemented or read-only bits. A write of '0' will not affect the register.

Example: WDTCONINV = 0x00008001 inverts bits 15 and 0 in WDTCON register.

Register 6-13	: IFS1: Inter	rupt Flag State	us Register ⁽¹⁾				
r-x	r-x	r-x	r-x	r-x	r-x	R/W-0	R/W-0
_	_	—	—	—	—	USBIF	FCEIF
bit 31							bit 24
r-x	r-x	ſ-X	r-x	R/W-0	R/W-0	R/W-0	R/W-0
—	-	-	—	DMA3IF	DMA2IF	DMA1IF	DMA0IF
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RTCCIF	FSCMIF	I2C2MIF	I2C2SIF	I2C2BIF	U2TXIF	U2RXIF	U2EIF
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPI2RXIF	SPI2TXIF	SPI2EIF	CMP2IF	CMP1IF	PMPIF	AD1IF	CNIF
bit 7							bit (
Logondi							
Legend:	L.'.		L :4	D D		n December	L 14
R = Readable		W = Writable I		P = Programm		r = Reserved	זומ
U = Unimpler	nented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknowi	า)		

bit 14 **FSCMIF:** Fail-Safe Clock Monitor Interrupt Flag bit

1 = Interrupt request has occured

0 = No interrupt request has a occurred

Note 1: Shaded bit names in this Interrupt register control other PIC32MX peripherals and are not related to the oscillator.

r-x	r-x	r-x	r-x	r-x	r-x	R/W-0	R/W-0
_	—	—	_	—	—	USBIE	FCEIE
bit 31						-	bit 24
r-x	r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0
—	_	—	_	DMA3IE	DMA2IE	DMA1IE	DMA0IE
bit 23							bit 1
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
RTCCIE	FSCMIE	I2C2MIE	I2C2SIE	I2C2BIE	U2TXIE	U2RXIE	U2EIE
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
SPI2RXIE	SPI2TXIE	SPI2EIE	CMP2IE	CMP1IE	PMPIE	AD1IE	CNIE
bit 7							bit
Legend:							
R = Readable		W = Writable		P = Programn		r = Reserved	bit
U = Unimplen	nented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknowi	n)		

0 = Interrupt is disabled

Note 1: Shaded bit names in this Interrupt register control other PIC32MX peripherals and are not related to the oscillator.

r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	_	DMA0IP<2:0>			DMA0IS	6<1:0>	
bit 31	•						bit 24	
			DAMA	DAMO	DAMO	DAVA	DAVO	
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
—	_	—		RTCCIP<2:0>		RTCCIS		
bit 23							bit 16	
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
_	_	—		FSCMIP<2:0>		FSCMIS	S<1:0>	
bit 15							bit	
r-x	r-x	r-x	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
				I2C2IP<2:0>	1010	I2C2IS		
bit 7							bit	
Legend:								
R = Readab	ole bit	W = Writable	bit	P = Programmable bit		r = Reserved b	oit	
U = Unimple	emented bit	-n = Bit Value	e at POR: ('0', '1	l', x = Unknowr	ו)			
bit 12-10		:0>: Fail-Safe Cl	ock Monitor Inte	errupt Priority bi	ts			
		rupt priority is 7 rupt priority is 6						
		rupt priority is 5						
		100 = Interrupt priority is 4						
		rupt priority is 3						
		rupt priority is 2						
		rupt priority is 1						
		rupt is disabled						
bit 9-8	FSCMIS<1	:0>: Fail-Safe Cl	ock Monitor Inte	errupt Subpriori	ty bits			
	11 = Interr	upt subpriority is	3					

- 11 = Interrupt subpriority is 3
- 10 = Interrupt subpriority is 2
- 01 = Interrupt subpriority is 1
- 00 = Interrupt subpriority is 0
- **Note 1:** Shaded bit names in this Interrupt register control other PIC32MX peripherals and are not related to the oscillator.

	r-1	r-1	r-1	r-1	r-1	r-1	r-1
_		_	_	—	_		_
bit 31							bit 24
R/P-1	R/P-1	r-1	R/P-1	R/P-1	R/P-1	R/P-1	R/P-1
FWDTEN	_	_	FWDTPS4	FWDTPS3	FWDTPS2	FWDTPS1	FWDTPS0
bit 23							bit 1
R/P-1	R/P-1	R/P-1	R/P-1	r-1	R/P-1	R/P-1	R/P-1
FCKS	SM<1:0>	FPBDI	V<1:0>		OSCIOFNC	POSCM	1D<1:0>
bit 15							bit
R/P-1	r-1	R/P-1	r-1	r-1	R/P-1	R/P-1	R/P-1
IESO		FSOSCEN			FNOSC2	FNOSC1	FNOSC0
bit 7		TOODOLIN			110002	110001	bit
J = Unimple		-n = Bit Value ted: Maintain '2	at POR: ('0', '1	', x = Unknow	n)		
bit 15-14	-			CM) and Clock	Switch Configu	uration hite	
Dit 13-14	1x = FSCM a 01 = Clock S	witching and FS	hing are disabl bled, FSCM is o	ed disabled	Switch Conligt		
bit 10		-					
		CLKO Enable (Configuration b				
	the Exter	tput signal activ mal Clock mode		it O pin; primary	oscillator must ive (POSCMD<		
bit 13-12	the Exter 0 = CLKO out	tput signal activ mal Clock mode	re on the OSCO e (EC) for the C	it D pin; primary CLKO to be act	ive (POSCMD<		
bit 13-12	the Exter 0 = CLKO out FPBDIV<1:0> 11 = PBCLK 10 = PBCLK 01 = PBCLK	tput signal activ nal Clock mode tput disabled	e on the OSCC e (EC) for the C us Clock Diviso ded by 8 ded by 4 ded by 2	it D pin; primary CLKO to be act	ive (POSCMD<		
	the Exter 0 = CLKO out FPBDIV<1:02 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK	tput signal activ nal Clock mode tput disabled >: Peripheral Bu is SYSCLK divi is SYSCLK divi is SYSCLK divi	re on the OSC(e (EC) for the C us Clock Diviso ded by 8 ded by 4 ded by 2 ded by 1	it D pin; primary CLKO to be act	ive (POSCMD<		
bit 11	the Exter 0 = CLKO out FPBDIV<1:0> 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK Unimplemen	tput signal activ nal Clock mode tput disabled •: Peripheral Bu is SYSCLK divi is SYSCLK divi is SYSCLK divi is SYSCLK divi	e on the OSCO e (EC) for the C us Clock Diviso ded by 8 ded by 4 ded by 2 ded by 1 s '1'	it D pin; primary LKO to be act r Default Value	ive (POSCMD<		
bit 11	the Exter 0 = CLKO out FPBDIV<1:0 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK Unimplemen POSCMD<1:	tput signal activ nal Clock mode tput disabled •: Peripheral Bu is SYSCLK divi is SYSCLK divi is SYSCLK divi is SYSCLK divi ted: Maintain a 0>: Primary Os Oscillator Disa e e	re on the OSCO e (EC) for the O us Clock Diviso ded by 8 ded by 4 ded by 2 ded by 1 s '1' cillator Configu	it D pin; primary LKO to be act r Default Value	ive (POSCMD<		
bit 13-12 bit 11 bit 9-8 bit 7	the Exter 0 = CLKO out FPBDIV<1:0> 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK Unimplemen POSCMD<1:0 11 = Primary 10 = HS mod 01 = XT Mod 00 = EC Mod	tput signal activ nal Clock mode tput disabled •: Peripheral Bu is SYSCLK divi is SYSCLK divi is SYSCLK divi is SYSCLK divi ted: Maintain a 0>: Primary Os Oscillator Disa e e	re on the OSC(e (EC) for the C us Clock Diviso ded by 8 ded by 4 ded by 2 ded by 1 s '1' cillator Configu	it D pin; primary CLKO to be act r Default Value	ive (POSCMD<		
bit 11 bit 9-8	the Exter 0 = CLKO out FPBDIV<1:0: 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK Unimplemen POSCMD<1: 11 = Primary 10 = HS mod 01 = XT Mod 00 = EC Mod IESO: Internal 1 = Internal E	tput signal activ nal Clock mode tput disabled >: Peripheral Bu is SYSCLK divi is SYSCLK divi is SYSCLK divi is SYSCLK divi ted: Maintain a 0>: Primary Os Oscillator Disa e e e al External Clock S	re on the OSC(e (EC) for the C us Clock Diviso ded by 8 ded by 4 ded by 2 ded by 1 s '1' cillator Configu bled k Switch Over 3	it D pin; primary CLKO to be act r Default Value ration bits Select bit ode Enabled. T	ive (POSCMD<	:1:0> = 11 or =	
bit 11 bit 9-8	the Exter 0 = CLKO out FPBDIV<1:0> 11 = PBCLK 10 = PBCLK 01 = PBCLK 00 = PBCLK Unimplemen POSCMD<1:0 11 = Primary 10 = HS mod 01 = XT Mod 00 = EC Mod IESO: Internal 1 = Internal E 0 = Internal E	tput signal activ nal Clock mode tput disabled >: Peripheral Bu is SYSCLK divi is SYSCLK divi is SYSCLK divi is SYSCLK divi ted: Maintain a 0>: Primary Os Oscillator Disa e e e al External Clock S	re on the OSCO e (EC) for the O us Clock Diviso ded by 8 ded by 4 ded by 2 ded by 1 s '1' cillator Configu bled k Switch Over Mo Switch Over Mo	it D pin; primary CLKO to be act or Default Value aration bits Select bit ode Enabled. T ode Disabled. S	ive (POSCMD<	:1:0> = 11 or =	

Register 6-16: DEVCFG1 Boot Configuration Register

bit 2-0 FNOSC<2:0>: CPU Clock Oscillator Select bits

- 111 = Fast RC Oscillator with divide-by-N (FRCDIV)
- 110 = FRC Divided by 16 (FRCDIV16)
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL (XTPLL, HSPLL, or ECPLL)
- 010 = Primary Oscillator without PLL (XT, HS, or EC)
- 001 = Fast RC Oscillator with PLL
- 000 = Fast RC Oscillator (FRC)

Register 6-17		2 Boot Config	-				
r-1	r-1	r-1	r-1	r-1	r-1	r-1	r-1
—	—	—	—	—	—	—	_
bit 31							bit 24
r-1	r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
_			_			FPLLODIV<2:0	
bit 23							bit 1
R/P-1	r-1	r-1	r-1	r-1	R/P-1	R/P-1	R/P-1
FUPLLEN	_	_	_	_		FUPLLIDIV<2:0	
bit 15							bit
U-1	R/P-1	R/P-1	R/P-1	U-1	R/P-1	R/P-1	R/P-1
_		FPLLMULT<2:		_		FPLLIDIV<2:0	
bit 7							bit
Legend:	a h:t		h.:4		waabla bit	r Decement	L.14
R = Readabl		W = Writable		P = Program		r = Reserved	DIT
U = Unimple	mented bit	-n = Bit value	e at POR: (0,	'1', x = Unknov	vn)		
	101 = PLL c 100 = PLL c 011 = PLL c 010 = PLL c 001 = PLL c	butput divided b butput divided b butput divided b butput divided b butput divided b butput divided b butput divided b	y 32 y 16 y 8 y 4 y 2	tting)			
bit 15	FUPLLEN: l 00 = Enable	JSB PLL Enabl USB PLL	e bit				
	00 = Disable	e and bypass U	SB PLL				
bit 10-8	FUPLLIDIV< 000 = 1x div 001 = 2x div		It Divider bits				
	010 = 3x div 011 = 4x div 100 = 5x div 101 = 6x div 110 = 10x div 111 = 12x div	vider vider vider vider livider					
bit 6-4		<2:0>: Default F	PLL Multiplier \	/alue bits			
	111 = 24x n 110 = 21x n 101 = 20x n 100 = 19x n 011 = 18x n 010 = 17x n 001 = 16x n 000 = 15x n	nultiplier nultiplier nultiplier nultiplier nultiplier nultiplier nultiplier					

Register 6-17:DEVCFG2 Boot Configuration Registerbit 2-0FPLLIDIV<2:0>: Default PLL Input Divider Value bits111 = Divide by 12100 = Divide by 10101 = Divide by 6100 = Divide by 5011 = Divide by 4010 = Divide by 3001 = Divide by 2000 = Divide by 1

6.3 OPERATION: CLOCK GENERATION AND CLOCK SOURCES

The PIC32MX family has multiple internal clocks that are derived from internal or external clock sources. Some of these clock sources have Phase Locked Loops (PLLs), programmable output divider, or input divider to scale the input frequency to suit the application. The clock source can be changed on the fly by software. The oscillator control register is locked by hardware, it must be unlocked by a series of writes before software can perform a clock switch.

There are three main clocks in the PIC32MX device

- The System clock (SYSCLK) used by CPU and some peripherals
- The Peripheral Bus Clock (PBCLK) used by most peripherals
- The USB Clock (USBCLK) used by USB peripheral

The PIC32MX clocks are derived from one of the following sources:

- · Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- Internal Fast RC Oscillator (FRC)
- Internal Low-Power RC Oscillator (LPRC)

Each of the clock sources has unique configurable options, such as a PLL, input divider, and/or output divider, that are detailed in their respective sections.

There are up to four internal clocks depending on the specific device. The clocks are derived from the currently selected oscillator source.

Note: Clock sources for peripherals that use external clocks, such as the RTC and Timer1, are covered in their respective sections.

6.3.1 System Clock (SYSCLK) Generation

The SYSCLK is primarily used by the CPU and select peripherals such as DMA, Interrupt Controller, and Prefetch Cache. The SYSCLK is derived from one of the four clock sources: POSC, SOSC, FRC, and LPRC. Some of the clock sources have specific clock multipliers and/or divider options. No clock scaling is applied other than the user specified values. The SYSCLK source is selected by the device configuration and can be changed by software during operation. The ability to switch clock sources during operation allows the application to reduce power consumption by reducing the clock speed. Refer to Table for a list of SYSCLK sources.

					1
Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC2: FNOSC0	ADIV	Notes
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	xx	111		1, 2
Fast RC Oscillator divided by 16 (FRCDIV16)	Internal	xx	110		1
Low-Power RC Oscillator (LPRC)	Internal	xx	101		1
Secondary (Timer1/RTCC) Oscillator (SOSC)	Secondary	xx	100		1
Primary Oscillator (HS) with PLL Module (HSPLL)	Primary	10	011		3
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011		3
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011		3
Primary Oscillator (HS)	Primary	10	010		
Primary Oscillator (XT)	Primary	01	010		

 Table 6-2:
 Clock Selection Configuration Bit Values

Note 1: OSCO pin function as PBCLK out or Digital I/O is determined by the OSCIOFNC Configuration bit. When the pin is not required by the Oscillator mode it may be configured for one of these options.

2: Default Oscillator mode for an unprogrammed (erased) device.

3: When using the PLL modes the input divider must be chosen such that resulting frequency applied to the PLL is in the range of 4 MHz to 5 MHz.

Table 6-2:	Clock Selection Configuration Bit Values (Continued)
------------	--

Jan 200								
Oscillator Mode	Oscillator Source	POSCMD<1:0>	FNOSC2: FNOSC0	ADIV	Notes			
Primary Oscillator (EC)	Primary	00	010					
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	10	001		1			
Fast RC Oscillator (FRC)	Internal	xx	000		1			

Note 1: OSCO pin function as PBCLK out or Digital I/O is determined by the OSCIOFNC Configuration bit. When the pin is not required by the Oscillator mode it may be configured for one of these options.

- 2: Default Oscillator mode for an unprogrammed (erased) device.
- **3:** When using the PLL modes the input divider must be chosen such that resulting frequency applied to the PLL is in the range of 4 MHz to 5 MHz.

6.3.1.1 Primary Oscillator (POSC)

The POSC has six operating modes, as summarized in Table 6-3: High Speed (HS), External Resonator (XT), and the External Clock (EC) mode make up the first three modes. These modes can each be combined with a PLL module to form the last three modes: High Speed PLL (HSPLL), External Resonator PLL (XTPLL), and External Clock (ECPLL). Figures 6-2 through 6-4 show various POSC configurations.

The primary oscillator is connected to the OSCI and OSCO pins of the device family. The primary oscillator can be configured for an external clock input or an external crystal or resonator.

The XT, XTPLL, HS, and HSPLL modes are external crystal or resonator controller oscillator modes. The XT and HS modes are functionally very similar. The primary difference is the gain of the internal inverter of the oscillator circuit (see Figure 6-2). The XT mode is a medium power, medium frequency mode and has medium inverter gain. HS mode is higher power and provides the highest oscillator frequencies and has the highest inverter gain. OSCO provides crystal/resonator feedback in both XT and HS Oscillator modes and hence is not available for use as a input or output in these modes. The XTPLL and HSPLL modes have a Phase Locked Loop (PLL) with user selectable input divider, multiplier, and output divider to provide a wide range of output frequencies. The oscillator circuit will consume more current when the PLL is enabled.

The External Clock modes, EC and ECPLL, allow the system clock to be derived from an external clock source. The EC/ECPLL modes configure the OSCI pin as a high-impedance input that can be driven by a CMOS driver. The external clock can be used to drive the system clock directly (EC) or the ECPLL module with prescale and postscaler can be used to change the input clock frequency (ECPLL). The External Clock mode also disables the internal feedback buffer allowing the OSCO pin to be used for other functions. In the External Clock mode the OSCO pin can be used as an additional device I/O pin (see Figure 6-4) or a PBCLK output pin (see Figure 6-3).

Note: When using the PLL modes the input divider must be chosen such that resulting frequency applied to the PLL is in the range of 4 MHz to 5 MHz.

Oscillator Mode	Description
HS	10 MHz-40 MHz crystal, high speed crystal
XT	3.5 MHz-10 MHz resonator, crystal or resonator
EC	External clock input
HSPLL	Crystal, PLL enabled
XTPLL	Crystal resonator, PLL enabled
ECPLL	External clock input, PLL enabled

 Table 6-3:
 Primary Oscillator Operating Modes

Note: The clock applied to the CPU after applicable prescalers, postscalers, and PLL multipliers must not exceed the maximum allowable processor frequency.







Figure 6-2: Crystal or Ceramic Resonator Operation (XT, XTPLL, HS, or HSPLL Oscillator Mode)











To configure the POSC the following steps should be performed:

- Select POSC as the default oscillator in the device Configuration register DEVCFG1 by setting FNOSC<2:0> = '010' without PLL or '011' with PLL
- 2. Select the desired mode HS, XT, or EC, using POSCMD<1:0> in DEVCFG1.
- 3. If the PLL is to be used:
 - a)Select the appropriate Configuration bits for the PLL input divider to scale the input frequency to be between 4 MHz and 5 MHz using FPLLIDIV<2:0> in DEVCFG2.
 - b)Select the desired PLL multiplier ratio using FPLLMULT<2:0>) in DEVCFG2.
 - c)At runtime, select the desired PLL output divider using PLLODIV (OSCCON<29:27>) to provide the desired clock frequency. The default value is set by DEVCFG1.

6.3.1.1.2 Oscillator Start-up Timer

In order to ensure that a crystal oscillator (or ceramic resonator) has started and stabilized, an Oscillator Start-up Timer (OST) is provided. The OST is a simple 10-bit counter that counts 1024 Tosc cycles before releasing the oscillator clock to the rest of the system. This time-out period is designated as TOST. The amplitude of the oscillator signal must reach the VIL and VIH thresholds for the oscillator pins before the OST can begin to count cycles.

The TOST interval is required every time the oscillator has to restart (i.e., on POR, BOR and wake-up from SLEEP mode). The Oscillator Start-up Timer is applied to the MS and HS modes for the primary oscillator, as well as the secondary oscillator, see **6.3.1.2** "**Secondary Oscillator** (SOSC)".

6.3.1.1.3 System Clock Phase Locked Loop (PLL)

The system clock PLL provides a user configurable input divider, multiplier, and output divider which can be used with the XT, HS and EC primary oscillator modes and with the Internal Fast RC Oscillator (FRC) mode to create a variety of clock frequencies from a single clock source.

The Input divider, multiplier, and output divider control initial value bits are contained in the in the DEVCFG2 device Configuration register. The multiplier and output divider bits are also contained in the OSCCON register. As part of a device Reset, values from the device configuration register DEVCFG2 are copied to the OSCCON register. This allows the user to preset the input divider to provide the appropriate input frequency to the PLL and set an initial PLL multiplier when programming the device. At runtime the multiplier, divider and output divider can be changed by software to scale the clock frequency to suit the application. The PLL input divider cannot be changed at run time. This is to prevent applying an input frequency outside the specified limits to the PLL.

To configure the PLL the following steps are required:

- 1. Calculate the PLL input divider, PLL multiplier, and PLL output divider values.
- 2. Set the PLL input divider and the initial PLL multiplier value in the DEVCFG2 register when programming the part.
- 3. At runtime the PLL multiplier and PLL output divider can be changed to suit the application.

Combinations of PLL input divider, multiplier and output divider provide a combined multiplier of approximately 0.006 to 24 times the input frequency. For reliable operation the output of the PLL module must not exceed the maximum clock frequency of the device. The PLL input divider value should be chosen to limit the input frequency to the PLL to the range of 4 MHz to 5 MHz.

Due to the time required for the PLL to provide a stable output, a Status bit LOCK (OSCCON<5>) is provided. When the clock input to the PLL is changed, this bit is driven low ('0'). After the PLL has achieved a lock or the PLL start-up timer has expired, the bit is set. The bit will be set upon the expiration of the timer even if the PLL has not achieved a lock.

PIC32MX Family Reference Manual

Table 6-4:	INCL IVI	ultiplier Outpu				Divider var	ues		
Multiplier	Output Divider	Net Multiplication factor	PLLODIV <2:0>	PLLMULT <2:0>	Multiplier	Postscaler	Net Multiplication factor	PLLODIV <2:0>	PLLMULT <2:0>
15	1	15	'000'	'000'	15	16	.938	'100'	'000'
16	1	16	'000'	'001'	16	16	1	'100'	'001'
17	1	17	'000'	'010'	17	16	1.063	'100'	'010'
18	1	18	'000'	'011'	18	16	1.125	'100'	'011'
19	1	19	'000'	'100'	19	16	1.188	'100'	'100'
20	1	20	'000'	'101'	20	16	1.250	'100'	'101'
21	1	21	'000'	'110'	21	16	1.313	'100'	'110'
24	1	24	'000'	'111'	24	16	1.5	'100'	'111'
15	2	7.5	'001'	'000'	15	32	.4688	'101'	'000'
16	2	8	'001'	'001'	16	32	.5	'101'	'001'
17	2	8.5	'001'	'010'	17	32	.5313	'101'	'010'
18	2	9	'001'	'011'	18	32	.5625	'101'	'011'
19	2	9.5	'001'	'100'	19	32	.5938	'101'	'100'
20	2	10	'001'	'101'	20	32	.6250	'101'	'101'
21	2	10.5	'001'	'110'	21	32	.6563	'101'	'110'
24	2	12	'001'	'111'	24	32	.7500	'101'	'111'
							I		
15	4	3.75	'010'	'000'	15	64	.234	'110'	'000'
16	4	4	'010'	'001'	16	64	.250	'110'	'001'
17	4	4.25	'010'	'010'	17	64	.266	'110'	'010'
18	4	4.5	'010'	'011'	18	64	.281	'110'	'011'
19	4	4.75	'010'	'100'	19	64	.297	'110'	'100'
20	4	5	'010'	'101'	20	64	.313	'110'	'101'
21	4	5.25	'010'	'110'	21	64	.328	'110'	'110'
24	4	6	'010'	'111'	24	64	.375	'110'	'111'
15	8	1.875	'011'	'000'	15	256	.05859	'111'	'000'
16	8	2	'011'	'001'	16	256	.06250	'111'	'001'
17	8	2.125	'011'	'010'	17	256	.06641	'111'	'010'
18	8	2.250	'011'	'011'	18	256	.07031	'111'	'011'
19	8	2.375	'011'	'100'	19	256	.07422	'111'	'100'
20	8	2.5	'011'	'101'	20	256	.07813	'111'	'101'
21	8	2.625	'011'	'110'	21	256	.08203	'111'	'110'
24	8	3	'011'	'111'	24	256	.09375	'111'	'111'

Table 6-4:	Not Multiplier Out	nut for Salacted PLL	and Output Divider Values
Table 0-4.	Net Multiplier Out	put for Selected FLL	and Output Divider values

6.3.1.1.4 USB PLL Lock Status

The ULOCK bit (OSCCON<6>) is a read-only status bit that indicates the lock status of the USB PLL. It is automatically set after the typical time delay for the PLL to achieve lock, also designated as TLOCK. If the PLL does not stabilize properly during start-up, LOCK may not reflect the actual status of PLL lock, nor does it detect when the PLL loses lock during normal operation.

The ULOCK bit is cleared at a Power-on Reset. It remains clear when any clock source not using the PLL is selected.

Refer to the Electrical Characteristics section in the specific device data sheet for further information on the PLL lock interval.

6.3.1.1.5 Primary Oscillator Start-up from SLEEP Mode

To ensure reliable wake-up from SLEEP, care must be taken to properly design the primary oscillator circuit. This is because the load capacitors have both partially charged to some quiescent value and phase differential at wake-up is minimal. Thus, more time is required to achieve stable oscillation. Remember also that low voltage, high temperatures and the lower frequency clock modes also impose limitations on loop gain, which in turn, affects start-up.

Each of the following factors increases the start-up time:

- Low-frequency design (with a Low Gain Clock mode)
- Quiet environment (such as a battery operated device)
- Operating in a shielded box (away from the noisy RF area)
- · Low voltage
- · High temperature
- Wake-up from SLEEP mode

6.3.1.2 Secondary Oscillator (SOSC)

The Secondary Oscillator (SOSC) is designed specifically for low-power operation with a external 32.768 kHz crystal. The oscillator is located on the SOSCO and SOSCI device pins and serves as a secondary crystal clock source for low-power operation. It can also drive Timer1 and/or the Real-Time Clock/Calendar module for Real-Time Clock applications.

6.3.1.2.1 Enabling the SOSC Oscillator

The SOSC is hardware enabled by the FSOSCEN Configuration bit (DEVCFG1<5>). Once SOSC is enabled, software can control it by modifying SOSCEN bit (OSCCON<1>). Setting SOSCEN enables the oscillator; the SOSCO and SOSCI pins are controlled by the oscillator and cannot be used for port I/O or other functions.

Note: An unlock sequence is required before a write to OSCCON can occur. Refer to 6.3.5.2 "Oscillator Switching Sequence" for more information.

The Secondary Oscillator requires a warm-up period before it can be used as a clock source. When the oscillator is enabled, a warm-up counter increments to 1024. When the counter expires the SOSCRDY (OSCCON<22>) is set to '1'. Refer to **6.3.1.1.2 "Oscillator Start-up Timer"**.

6.3.1.2.2 SOSC Continuous Operation

The SOSC is always enabled when SOSCEN (OSCCON<1>) is set. Leaving the oscillator running at all times allows a fast switch to the 32 kHz system clock for lower power operation. Returning to the faster main oscillator will still require an oscillator start-up time if it is a crystal type source and/or uses the PLL (see **6.3.1.1.2 "Oscillator Start-up Timer"**).

In addition, the oscillator will need to remain running at all times for Real-Time Clock applications and may be required for Timer1. Refer to **Section 14. "Timers"** and **Section 29. "Real-Time Clock and Calendar"** for further details.

Example 6-1: Enabling the SOSC

```
SYSKEY = 0x0;// ensure OSCCON is lockedSYSKEY = 0xAA996655;// Write Keyl to SYSKEYSYSKEY = 0x556699AA;// Write Key2 to SYSKEY// OSCCON is now unlocked// make the desired changeOSCCONSET = 2;// enable SOSCSYSKEY = 0x0;// Write any value other than Keyl or Key2// OSCCON is relocked
```

6.3.1.3 Internal Fast RC Oscillator (FRC)

The FRC oscillator is a fast (8 MHz nominal), user trimmable, internal RC oscillator with user selectable input divider, PLL multiplier, and output divider. See device data sheet for more information about the FRC oscillator.

6.3.1.3.1 FRC Postscaler Mode (FRCDIV)

Users are not limited to the nominal 8 MHz FRC output if they wish to use the fast internal oscillator as a clock source. An additional FRC mode, FRCDIV, implements a selectable output divider that allows the choice of a lower clock frequency from 7 different options, plus the direct 8 MHz output. The output divider is configured using the FRCDIV<2:0> bits (OSCCON<26:24>). Assuming a nominal 8 MHz output, available lower frequency options range from 4 MHz (divide-by-2) to 31 kHz (divide-by-256). The range of frequencies allows users the ability to save power at any time in an application by simply changing the FRCDIV bits. The FRCDIV mode is selected whenever the COSC bits (OSCCON<14:12>) are '111'.

6.3.1.3.2 FRC Oscillator with PLL Mode (FRCPLL)

The output of the FRC may also be combined with a user selectable PLL multiplier and output divider to produce a SYSCLK across a wide range of frequencies. The FRC PLL mode is selected whenever the COSC bits (OSCCON<14:12>) are '001'. In this mode the PLL input divider is forced to '2' to provide a 4 MHz input to the PLL. The desired PLL multiplier and output divider values can be chosen to provide the desired device frequency

6.3.1.3.3 Oscillator Tune Register (OSCTUN)

The FRC Oscillator Tuning register OSCTUN allows the user to fine tune the FRC oscillator over a range of approximately $\pm 12\%$ (typical). Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount. Refer to the Electrical Characteristics section of the specific device data sheet for additional information on the available tuning range.

6.3.1.4 Internal Low-Power RC Oscillator (LPRC)

The LPRC oscillator is separate from the FRC. It oscillates at a nominal frequency of 31.25 kHz. The LPRC oscillator is the clock source for the Power-up Timer (PWRT), Watchdog Timer (WDT), Fail Safe Clock Monitor (FSCM) and PLL reference circuits. It may also be used to provide a low-frequency clock source option for the device in those applications where power consumption is critical, and timing accuracy is not required.

6.3.1.4.1 Enabling the LPRC Oscillator

Since it serves the PWRT clock source, the LPRC oscillator is disabled at Power-on Reset whenever the on-board voltage regulator is enabled. After the PWRT expires, the LPRC oscillator will remain on if any one of the following is true:

- The Fail-Safe Clock Monitor is enabled.
- The WDT is enabled.
- The LPRC oscillator is selected as the system clock (COSC2:COSC0 = 100).

If none of the above is true, the LPRC will shut off after the PWRT expires.

6.3.2 Peripheral Bus Clock (PBCLK) Generation

The PBCLK is derived from the System Clock (SYSCLK) divided by PBDIV<1:0> (OSCCON<20:19>). The PBCLK Divisor bits PBDIV<1:0> allow postscalers of 1:1, 1:2, 1:4, and 1:8. Refer to the individual peripheral module section(s) for information regarding which bus a specific peripheral uses.

Notes: When the PBDIV divisor is set to a ratio of '1:1' the SYSCLK and PBCLK are equivalent in frequency. The PBCLK frequency is never greater than the processor clock frequency.

The effect of changing the PBCLK frequency on individual peripherals should be taken into account when selecting or changing the PBDIV value.

Performing back-to-back operations on PBCLK peripheral registers when the PB divisor is not set at 1:1 will cause the CPU to stall for a number of cycles. This stall occurs to prevent an operation from occurring before the pervious one has completed. The length of the stall is determined by the ratio of the CPU and PBCLK and synchronizing time between the two busses.

Changing the PBCLK frequency has no effect on the SYSCLK peripherals operation.

6.3.3 USB Clock (USBCLK) generation

The USBCLK can be derived from 8MHz internal FRC oscillator, 48MHz POSC, or 96MHz PLL from POSC. For normal operation, the USB module requires exact 48MHz clock. When using 96MHz PLL, the output is internally divided to obtain 48MHz clock. The FRC clock source is used to detect USB activity and bring USB module out of SUSPEND mode. Once USB module is out of SUSPEND mode, it starts using any of two 48MHz clock sources. The internal FRC oscillator is not used for normal USB module operation.

6.3.3.0.1 USB Clock Phase Locked Loop (UPLL)

The USB clock PLL provides a user configurable input divider which can be used with the XT, HS and EC primary oscillator modes and with the Internal Fast RC Oscillator (FRC) mode to create a variety of clock frequencies from a clock source. The actual source must be able to provide stable clock as required by the USB specifications.

The UPLL enable and Input divider bits are contained in the in the DEVCFG2 device configuration register. The input to the UPLL must be limited to 4MHz only. Appropriate input divider must be selected to ensure that the UPLL input is 4MHz.

To configure the UPLL the following steps are required:

- 1. Enable USB PLL by setting UPLLEN bit in DEVCFG2 register.
- Based on the source clock, calculate the UPLL input divider value such that the PLL input is 4MHz
- 3. Set the UPLL input divider UPLLIDIV bits in the DEVCFG2 register when programming the part.

6.3.3.0.2 USB PLL Lock Status

The ULOCK bit (OSCCON<6>) is a read-only status bit that indicates the lock status of the USB PLL. It is automatically set after the typical time delay for the PLL to achieve lock, also designated as T_{ULOCK} . If the PLL does not stabilize properly during start-up, ULOCK may not reflect the actual status of PLL lock, nor does it detect when the PLL loses lock during normal operation.

The ULOCK bit is cleared at a Power-on Reset. It remains clear when any clock source not using the PLL is selected.

Refer to the Electrical Characteristics section in the specific device data sheet for further information on the USB PLL lock interval.

6.3.3.0.3 Using Internal FRC Oscillator with USB

The internal 8MHz FRC oscillator is available as a clock source to detect any USB activity during USB SUSPEND mode and bring the module out of the SUSPEND mode. To enable FRC for USB usage, the UFRCEN bit (OSCCON<2>) must be set '1' before putting USB module to SUSPEND mode.

6.3.4 Two Speed Start-up

Two Speed Start-up mode can be used to reduce the device start-up latency when using all external crystal POSC modes including PLL. Two-Speed Start-up uses the FRC clock as the SYSCLK source until the Primary Oscillator (POSC) has stabilized. After the user selected oscillator has stabilized, the clock source will switch to POSC. This allows the CPU to begin running code, at a lower speed, while the oscillator is stabilizing. When the POSC has met the start-up criteria an automatic clock switch occurs to switch to POSC. This mode is enabled by the device configuration bits FCKSM<1:0> (DEVCFG1<15:14>). Two-Speed Start-up operates after a Power-on Reset (POR) or exit from SLEEP. Software can determine the oscillator source currently in use by reading the COSC<2:0> bits in the OSCCON register.

Note:	The Watchdog Timer (WDT), if enabled, will continue to count at the same rate				
	regardless of the SYSCLK frequency. Care must be taken to service the WDT during				
	Two-Speed Start-up, taking into account the change in SYSCLK.				

6.3.5 Fail-Safe Clock Monitor Operation

The Fail-Safe Clock Monitor (FSCM) is designed to allow continued device operation if the current oscillator fails. It is intended for use with the Primary Oscillator (POSC) and automatically switches to the FRC oscillator if a POSC failure is detected. The switch to the Fast Internal RC Oscillator (FRC) oscillator allows continued device operation and the ability to retry the POSC or to execute code appropriate for a clock failure.

The FSCM mode is controlled by the FCKSM<1:0> bits in the device configuration DEVCFG1. Any of the POSC modes can be used with FSCM.

When a clock failure is detected with FSCM enabled and the FSCM Interrupt Enable bit FSCMIE (IEC1<14>) set, the clock source will be switched from POSC to FRC. An Oscillator Fail interrupt will be generated, with the CF bit (OSCCON<3>) set. This interrupt has a user settable priority FSCMIP<2:0> (IPC8<12:10>) and subpriority FSCMIS<1:0> (IPC8<9:8>). The clock source will remain FRC until a device Reset or a clock switch is performed. Failure to enable the FSCM interrupt will not inhibit the actual clock switch.

The FSCM module takes the following actions when switching to the FRC oscillator:

- 1. The COSC bits (OSCCON<14:12>) are loaded with '000'.
- 2. The CF (OSCCON<3>) bit is set to indicate the clock failure
- 3. The OSWEN control bit (OSCCON<0>) is cleared to cancel any pending clock switches.

To enable FSCM the following steps should be performed:

- 1. Enable the FSCM in the Device Configuration register DEVCFG1 by configuring the FCKSM<1:0> bits.
 - 01 = Clock Switching is enabled, FSCM is disabled
 - 00 = Clock Switching and FSCM are enabled
- 2. Select the desired mode HS, XT, or EC using FNOSC<2:0> in DEVCFG1.
- 3. Select POSC as the default oscillator in the device configuration DEVCFG1 by configuring FNOSC<2:0> = 010 without PLL or '011' with PLL.

If the PLL is to be used:

- 1. Select the appropriate Configuration bits for the PLL input divider to scale the input frequency to be between 4 MHz and 5 MHz using FPLLIDIV<2:0> (DEVCFG2<2:0>).
- 2. Select the desired PLL multiplier using FPLLMULT<2:0> (DEVCFG2<6:4>).
- 3. Select the desired PLL output divider using FPLLODIV<2:0> (DEVCFG2<18:16>).

If a FSCM interrupt is desired when a FSCM event occurs, the following steps should be performed during start-up code:

- 1. Clear the FSCM interrupt bit FSCMIF (IFS1<14>)
- 2. Set the Interrupt priority FSCMIP<2:0> (IPC8<12:10>) and subpriority FSCMIS<1:0> (IPC8<9:8>).
- 3. Set the FSCM Interrupt Enable bit FSCMIE (IEC1<14>)

Note: The Watchdog Timer, if enabled, will continue to count at the same rate regardless of the SYSCLK frequency. Care must be taken to service the WDT after a Fail-Safe Clock Monitor event, taking into account the change in SYSCLK.

6.3.5.1 FSCM Delay

On a POR, BOR or wake from SLEEP mode event, a nominal delay (TFSCM) may be inserted before the FSCM begins to monitor the system clock source. The purpose of the FSCM delay is to provide time for the oscillator and/or PLL to stabilize when the Power-up Timer (<u>PWRT</u>) is not utilized. The FSCM delay will be generated after the internal System Reset signal, SYSRST, has been released. Refer to **Section 7. "Resets"** for FSCM delay timing information.

The TFSCM interval is applied whenever the FSCM is enabled and the HS, HSPLL, XT, XTPLL, or SOSC Oscillator modes are selected as the system clock.

Note: Please refer to the Electrical Characteristics section of the specific device data sheet for TFSCM specification values.

6.3.5.2 FSCM and Slow Oscillator Start-up

If the chosen device oscillator has a slow start-up time coming out of POR, BOR or SLEEP mode, it is possible that the FSCM delay will expire before the oscillator has started. In this case, the FSCM will initiate a clock failure trap. As this happens, the COSC bits (OSCCON<14:12>) are loaded with the FRC oscillator selection. This will effectively shut off the original oscillator that was trying to start. Software can detect a clock failure using a Interrupt Service Routine (SFR) or by polling the clock fail interrupt flag FSCMIF (IFS1<14>).

6.3.5.3 FSCM and WDT

The FSCM and the WDT both use the LPRC oscillator as their time base. In the event of a clock failure, the WDT is unaffected and continues to run.

6.3.6 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC32MX devices have a safeguard lock built into the switch process.

Note:	Primary Oscillator mode has three different submodes (XT, HS and EC) which are							
	determined by the POSCMD Configuration bits in DEVCFG1. While an application							
	can switch to and from Primary Oscillator mode in software, it cannot switch between							
	the different primary submodes without reprogramming the device.							

Note: The device will not permit direct switching between PLL clock sources. The user should not change the PLL multiplier values or postscaler values when running from the affected PLL source. To perform either of the above clock switching functions, the clock switch should be performed in two steps. The clock source should first be switched to a non-PLL source, such as FRC, and then switched to the desired source. This requirement only applies to PLL-based clock sources.

6.3.6.1 Enabling Clock Switching

To enable clock switching, the FCKSM1 Configuration bit (DEVCFG1<15>) must be programmed to '0'. (Refer to **Section 32. "Configuration**" for further details.) If the FCKSM1 Configuration bit is unprogrammed (= 1), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSC control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSC bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSC Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

6.3.6.2 Oscillator Switching Sequence

At a minimum, performing a clock switch requires the following sequence:

- 1. If desired, read the COSC<2:0> bits (OSCCON<14:12>) to determine the current oscillator source.
- Perform the unlock sequence to allow a write to the OSCCON register. The unlock sequence has critical timing requirements and should be performed with interrupts and DMA disabled.
- 3. Write the appropriate value to the NOSC<2:0> control bits (OSCCON<10:8>) for the new oscillator source.
- 4. Set the OSWEN bit (OSCCON<0>) to initiate the oscillator switch.
- 5. Optionally perform the lock sequence to lock the OSCCON. The lock sequence must be performed separately from any other operation.


Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- The clock switching hardware compares the COSC<2:0> Status bits with the new value of the NOSC control bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the Oscillator Start-up timer (OST) expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 3. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSC bit values are transferred to the COSC Status bits.
- 4. The old clock source is turned off at this time if the clock is not being used by any modules.

The timing of the transition between clock sources in shown in Figure 6-5.

Note: The processor will continue to execute code throughout the clock switching sequence. Timing-sensitive code should not be executed during this time.





The following is a recommended code sequence for a clock switch:

- 1. Disable interrupts and DMA prior to the system unlock sequence.
- 2. Execute the system unlock sequence by writing the Key values of 0xAA996655 and 0x556699AA to the SYSKEY register in two back-to-back assembly or 'C' instructions.
- 3. Write the new oscillator source value to the NOSC control bits.
- 4. Set the OSWEN bit in the OSCCON register to initiate the clock switch.
- 5. Write a non-key value (such as 0x33333333) to the SYSKEY register to perform a lock. Continue to execute code that is not clock-sensitive (optional).
- 6. Check to see if OSWEN is '0'. If it is, the switch was successful. Loop until the bit is '0'.
- 7. Re-enable interrupts and DMA.

Notes: There are no timing requirements for the steps other than the initial back-to-back writing of the Key values to perform the unlock sequence.

The unlock sequence unlocks all registers that are secured by the lock function. It is recommended that amount to time is the system is unlock is kept to a minimum. The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 6-2.

6.3.6.3 Clock Switching Considerations

When incorporating clock switching into an application, users should keep certain things in mind when designing their code.

- The SYSLOCK unlock sequence is timing critical. The two Key values must be written back-to-back with no in-between peripheral register access. To prevent unintended peripheral register accesses, it is recommended that all interrupts and DMA transfers are disbaled.
- The system will not relock automatically. The user should perform the relock sequence as soon after the clock switch as is possible.
- The unlock sequence unlocks other registers such as the those related to Real-Time Clock control.
- If the destination clock source is a crystal oscillator, the clock switch time will be dictated by the oscillator start-up time.
- If the new clock source does not start, or is not present, the OSWEN bit remain set.
- A clock switch to a different frequency will affect the clocks to peripherals. Peripherals may require reconfiguration to continue operation at the same rate as they did before the clock switch occurred.
- If the new clock source uses the PLL, a clock switch will not occur until lock has been achieved.
- If the WDT is used, care must be taken to ensure it can be serviced in a timely manner at the new clock rate.

Note: The application should not attempt to switch to a clock with a frequency lower than 100 kHz when the Fail-Safe Clock Monitor is enabled. Clock switching in these instances may generate a false oscillator fail event and result in a switch to the Internal Fast RC oscillator.

Note: The device will not permit direct switching between PLL clock sources. The user should not change the PLL multiplier values or postscaler values when running from the affected PLL source. To perform either of the above clock switching functions, the clock switch should be performed in two steps. The clock source should first be switched to a non-PLL source, such as FRC, and then switched to the desired source. This requirement only applies to PLL-based clock sources.

6.3.6.4 Aborting a Clock Switch

In the event the clock switch did not complete, the clock switch logic can be reset by clearing the OSWEN bit (OSCCON<0>). This will abandon the clock switch process, stop and reset the Oscillator Start-up Timer (OST) (if applicable) and stop the PLL (if applicable).

A clock switch procedure can be aborted at any time. A clock switch that is already in progress can also be aborted by performing a second clock switch.

```
Example 6-2: Performing a Clock Switch
```

```
// note: clock switching must be enabled in the device
configuration
SYSKEY = 0 \times 0;
                                       // write invalid key to force lock
SYSKEY = 0xAA996655;
                                       // Write Keyl to SYSKEY
SYSKEY = 0x556699AA;
                                       // Write Key2 to SYSKEY
                                       // OSCCON is now unlocked
                                       // make the desired change
OSCCONCLR = 7 << 8i
                                       // clear the clock select bits
OSCCONSET = 7 << 8;
                                      // set the new clock source to FRC
OSCCONSET = 1;
                                       // request clock switch
                                       // Relock the SYSKEY
SYSKEY = 0 \times 0;
                                       // Write any value other than Keyl or Key2
                                       // OSCCON is relocked
```

6.3.6.5 Entering SLEEP Mode During a Clock Switch

If the device enters SLEEP mode during a clock switch operation, the clock switch operation is not aborted. If the clock switch does not complete before entering Sleep mode it will perform the switch when exiting Sleep. The WAIT instruction is then executed normally.

6.3.7 Real-Time Clock Oscillator

To provide accurate timekeeping the Real-Time Clock and Calendar (RTCC) requires a precise time base. To achieve this requirement the Secondary Oscillator (SOSC) is used as the time base for the RTCC. The SOSC uses an external 32.768 kHz crystal connected to the SOSCI and SOSCO pins.

6.3.7.1 SOSC Control

The SOSC can be used by modules other than the RTCC, therefore, the SOSC is controlled by a combination of software and hardware. Setting the SOSCEN bit (OSCCON<1>) to a '1' enables the SOSC. The SOSC is disabled when it is not being used by the CPU module and the SOSCEN bit is '0'. If the SOSC is being used as SYSCLK, such as after a clock switch, it cannot be disabled by writing to the SOSCEN bit. If the SOSC is enabled by the SOSCEN bit, it will continue to operate when the device is in SLEEP. To prevent inadvertent clock changes the OSCCON register is locked. It must be unlocked prior to software enabling or disabling the SOSC.

Notes:	If the RTCC is to be used when the CPU clock source is to be switched between SOSC and another clock source the SOSCEN bit should be set to a '1' in software. Failure to set the bit will cause the SOSC to be disabled when the CPU is switched to another clock source.
	Due to the start-up time for an external crystal the user should wait for stable SOCSC oscillator output before enabling the RTCC. This typically requires a 32 ms delay between enabling the SOSC and enabling the RTCC. The actual time required will depend on the crystal in use and the application.
	There are numerous system and peripheral registers that are protected from inad- vertent writes by the SYSREG lock. Performing a lock or unlock affects all registers protected by SYSREG including OSCCON.

6.3.8 Timer1 External Oscillator

The Timer1 module has the ability to use the SOSC as a clock source to increment Timer1. The SOSC is designed to use an external 32.768 kHz crystal connected to the SOSCI and SOSCO pins.

6.3.8.1 SOSC Control

The SOSC can be used by modules other than Timer1, therefore, the SOSC is controlled by a combination of software and hardware. Setting the SOSCEN bit (OSCCON<1>) to a '1' enables the SOSC. The SOSC is disabled when it is not being used by the CPU module and the SOSCEN bit is '0'. If the SOSC is being used as SYSCLK, such as after a clock switch, it cannot be disabled by writing to the SOSCEN bit. If the SOSC is enabled by the SOSCEN bit, it will continue to operate when the device is in SLEEP. To prevent inadvertent clock changes the OSCCON register is locked. It must be unlocked prior to software enabling or disabling the SOSC.

Notes:	If the TIMER1 is to be used when the CPU clock source is to be switched between SOSC and another clock source, the SOSCEN bit should be set to a '1' in software. Failure to set the bit will cause the SOSC to be disabled when the CPU is switched to another clock source.
	Due to the start-up time for an external crystal the user should wait for stable SOCSC oscillator output before attempting to use Timer1 for accurate measurements. This typically requires a 10 ms delay between enabling the SOSC and use of Timer1. The actual time required will depend on the crystal in use and the application.
	There are numerous system and peripheral registers that are protected from inad- vertent writes by the SYSREG lock. Performing a lock or unlock affects all registers protected by SYSREG including OSCCON.

6.4 INTERRUPTS

The only interrupt generated by the oscillator module is the Fail-Safe Clock Monitor (FSCM) event interrupt. When the FSCM mode is enabled and the corresponding interrupts have been configured, a FSCM event will generate a interrupt. This interrupt has both priority and subpriorities that must be configured.

6.4.1 Interrupt Operation

The FSCM has a dedicated interrupt bit FSCMIF (IFS1<14>) and a corresponding interrupt enable/mask bit FSCMIE (IEC1<14>). These bits are used to determine the source of an interrupt and to enable or disable an individual interrupt source. The priority level of the FSCM can be set independently of other interrupt sources.

The FSCMIF bit is set when a FSCM detects a POSC clock failure. The FSCMIF bit will then be set without regard to the state of the corresponding FSCMIE bit. The FSCMIF bit can be polled by software if desired.

The FSCMIE bit controls the interrupt generation. If the FSCMIE bit is set, the CPU will be interrupted whenever an FSCM event occurs (subject to the priority and subpriority as outlined below). The FSCMIF bit will be set regardless of interrupt priority.

It is the responsibility of the routine that services a particular interrupt to clear the appropriate Interrupt Flag bit before the service routine is complete.

The priority of the FSCM interrupt can be set independently via the FSCMIP<2:0> bits (IPC8<20:18>). This priority defines the priority group that interrupt source will be assigned to. The priority groups range from a value of 7, the highest priority, to a value of 0, which does not generate an interrupt. An interrupt being serviced will be preempted by an interrupt in a higher priority group.

The subpriority bits allow setting the priority of a interrupt source within a priority group. The values of the subpriority, FSCMIS<1:0> (IPC8<8:9>), range from 3, the highest priority, to 0 the lowest priority. An interrupt with the same priority group but having a higher subpriority value will preempt a lower subpriority interrupt that is in progress.

The priority group and subpriority bits allow more than one interrupt source to share the same priority and subpriority. If simultaneous interrupts occur in this configuration, the natural order of the interrupt sources within a priority/subgroup pair determine the interrupt generated. The natural priority is based on the vector numbers of the interrupt sources. The lower the vector number the higher the natural priority of the interrupt. Any interrupts that were overridden by natural order will then generate their respective interrupts based on priority, subpriority, and natural order after the interrupt flag for the current interrupt is cleared.

After an enabled interrupt is generated, the CPU will jump to the vector assigned to that interrupt (refer to Table 6-5). The vector number for the interrupt is the same as the natural order number. The IRQ number is not always the same as the vector number due to some interrupts sharing a single vector. The CPU will then begin executing code at the vector address. The users code at this vector address should perform an operations required, such as reloading the duty cycle, clear the interrupt flag, and then exit. Refer to **Section 8. "Interrupts"** for the vector address table details and for more information on interrupts.

Table 6-5:FSCM Interrupt Vectors for Various Offsets with EBASE = 0x8000:0000

Interrupt	Vector/Natural Order	IRQ Number	Vector Address IntCtl.VS = 0x01	Vector Address IntCtl.VS = 0x02	Vector Address IntCtl.VS = 0x04	Vector Address IntCtl.VS = 0x08	Vector Address IntCtl.VS = 0x10
FSCM	33	45	8000 0620	8000 0A40	8000 1280	8000 2300	8000 4400

```
Example 6-3: FSCM Interrupt Configuration
```

```
// FSCM must be enabled in the device configuration
                                     // Setup the FSCM interrupt
                                     // located in the users start-up code
if ( OSCCON & 0x8000 )
                                     // check for a FSCM during start-up
{
                                     // user handler for a FSCM event occurred during
start-up
}
else
{
                                     // normal start-up
IPC8CLR = 0x1F << 16;
                                     // clear the FSCM priority bits
IPC8SET = 7 << 18;
                                    // set the FSCM interrupt priority
IPC8SET = 3 << 16;
                                    // set the FSCM interrupt subpriority
IFS1CLR = 1 << 24;
                                    // clear the FSCM interrupt bit
IEC1SET = 1 << 24;
                                     // Enable the FSCM interrupt
}
void __ISR(_FAIL_SAFE_MONITOR_VECTOR, ipl7) FSCM_HANDLER(void)
{
                                     // interrupt handler
                                     // Insert user code here
                                     IFS1CLR = 1 << 3; // Clear the CMP2 interrupt flag
}
```

6.5 INPUT/OUTPUT PINS

The pins used by the POSC and SOSC are shared by other peripherals modules. Table shows the function of these shared pins in the available oscillator modes. When the pins are not used by a oscillator they are available for use as general I/O pins or by use by a peripheral sharing the pin. Refer to Section 29. "Real-Time Clock and Calendar" and Section 9. "Watchdog Timer and Power-up Timer" for more information.

Pin Name	Clock Mode	Configuration Bit Fleld ⁽¹⁾	TRIS	Pin Type
OSCI	HS, HSPLL, XT, XTPLL	COSC<2:0>, POSCMD<1:0>	Х	OSC
OSCO	HS, HSPLL, XT, XTPLL	COSC<2:0>, POSCMD	Х	OSC
OSCI	EC, ECPLL	COSC<2:0>, POSCMD	Х	CLOCK IN
OSCO	EC, ECPLL	COSC<2:0>, POSCMD, OSCOFNC	Х	PBCLK OUT
OSCO	EC, ECPLL	COSC<2:0>, POSCMD, OSCOFNC	Input	Input
OSCO	EC, ECPLL	COSC<2:0>, POSCMD, OSCOFNC	OUTPUT	Ουτρυτ
N/A	FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC	COSC<2:0>	Х	GPIO
N/A	FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC	COSC<2:0>	Х	GPIO
N/A	FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC	COSC<2:0>	Х	GPIO
N/A	FRC, FRCPLL, FRCDIV16, FRCDIV, LPRC	COSC<2:0>	Х	GPIO
SOSCI	SOSC	COSC<2:0>	Х	OSC
SOSCO	SOSC	COSC<2:0>	Х	OSC

 Table 6-6:
 Configuration of Pins Associated with the Oscillator Module

Note 1: During device start-up, the Device Oscillator configuration data is copied from device configuration to COSC.

6.5.1 OSCI and OSCO Pin Functions in Non-External Oscillator Modes

When the primary oscillator (POSC) on OSCI and OSCO is not configured as a clock source the OSCI pin is automatically reconfigured as a digital I/O. In this configuration, as well as when the primary oscillator is configured for EC mode (POSCMD1:POSCMD0 = 00), the OSCO pin can also be configured as a digital I/O by programming the OSCIOFCN Configuration bit.

When OSCIOFCN is unprogrammed ('1'), a PBCLK is available on OSCO for testing or synchronization purposes. With OSCIOFCN programmed ('0'), the OSCO pin becomes a general purpose I/O pin. In both of these configurations, the feedback device between OSCI and OSCO is turned off to save current.

6.5.2 SOSCI and SOCI Pin Functions in Non-External Oscillator Modes

When the secondary oscillator (SOSC) on SOSCI and SOSCO pin is not configured as a clock source the pins are automatically reconfigured as a digital I/O.

6.6 OPERATION IN POWER-SAVING MODES

Note: In this manual, a distinction is made between a power mode as it is used in a specific module, and a power mode as it is used by the device, e.g., Sleep mode of the Comparator and SLEEP mode of the CPU. To indicate which type of power mode is intended, uppercase and lowercase letters (Sleep, Idle, Debug) signify a module power mode, and all uppercase letters (SLEEP, IDLE, DEBUG) signify a device power mode.

6.6.1 Oscillator Operation in SLEEP Mode

Clock sources are disabled in SLEEP unless they are being used by a peripheral. The following sub-sections outline the behavior of each of the clock sources in SLEEP.

6.6.1.1 POSC

The Primary Oscillator POSC is always disabled in SLEEP. Start-up delays apply when exiting SLEEP.

6.6.1.2 SOSC

The Secondary Oscillator is disabled in SLEEP unless the SOSCEN bit is set or it is in use by an enabled module that operates in SLEEP. Start-up delays apply when exiting SLEEP if the secondary oscillator is not already running.

6.6.1.3 FRC

The Fast RC (FRC) oscillator is disabled in SLEEP.

6.6.1.4 LPRC

The Low-Power RC oscillator is disabled in SLEEP if the Watchdog Timer (WDT) is disabled.

6.6.2 Oscillator Operation in IDLE Mode

Clock sources are not disabled in IDLE mode. Start-up delays do not apply when exiting Idle mode.

6.6.3 Oscillator Operation in DEBUG Mode

The Oscillator module continues to operate while the device is in DEBUG mode.

Note: There is no FRZ mode for this module.

6.7 EFFECTS OF VARIOUS RESETS

On all forms of Device Reset OSCCON is set to the default value and the COSC<2:0>, PLLIDIV<2:0>, and PLLMULT<2:0>, and UPLLIDIV<2:0> values are forced to the values defined in the DEVCFG1 and DEVCFG2 Device Configuration Registers. The Oscillator source is transferred to the source as defined in the DEVCFG1 register. Oscillator start-up delays will apply.

6.8 DESIGN TIPS

6.8.1 Crystal Oscillators and Ceramic Resonators

In HS and XT modes, a crystal or ceramic resonator is connected to the OSCI and OSCO pins to establish oscillation (Figure 6-2). The PIC32MX oscillator design requires the use of a parallel cut crystal. Using a series cut crystal may give a frequency out of the crystal manufacturer's specifications.

In general, users should select the oscillator option with the lowest possible gain that still meets their specifications. This will result in lower dynamic currents (IDD). The frequency range of each oscillator mode is the recommended frequency cutoff, but the selection of a different gain mode is acceptable as long as a thorough validation is performed (voltage, temperature and component variations, such as resistor, capacitor and internal oscillator circuitry).

6.8.2 Oscillator/Resonator Start-up


As the device voltage increases from Vss, the oscillator will start its oscillations. The time required for the oscillator to start oscillating depends on many factors, including:

- Crystal/resonator frequency
- Capacitor values used
- · Series resistor, if used, and its value and type
- Device VDD rise time
- System temperature
- Oscillator mode selection of device (selects the gain of the internal oscillator inverter)
- Crystal quality
- Oscillator circuit layout
- System noise

The course of a typical crystal or resonator start-up is shown in Figure 6-6. Notice that the time to achieve stable oscillation is not instantaneous.

Refer to the Electrical Characteristics section in the specific device data sheet for further information regarding frequency range for each crystal mode.

Figure 6-6: Example of Oscillator/Resonator Start-up Characteristics



6.8.3 Tuning the Oscillator Circuit

Since Microchip devices have wide operating ranges (frequency, voltage and temperature; depending on the part and version ordered) and external components (crystals, capacitors, etc.) of varying quality and manufacture, validation of operation needs to be performed to ensure that the component selection will comply with the requirements of the application. There are many factors that go into the selection and arrangement of these external components. Depending on the application, these may include any of the following:

- Amplifier gain
- Desired frequency
- Resonant frequency(s) of the crystal
- Temperature of operation
- Supply voltage range
- · Start-up time
- Stability
- Crystal life
- Power consumption
- · Simplification of the circuit
- Use of standard components
- Component count

6.8.3.1 Determining the Best Values for Oscillator Components

The best method for selecting components is to apply a little knowledge and a lot of trial measurement and testing. Crystals are usually selected by their parallel resonant frequency only; however, other parameters may be important to your design, such as temperature or frequency tolerance. Microchip application note *AN588*, *"PlCmicro® Microcontroller Oscillator Design Guide"* is an excellent reference to learn more about crystal operation and ordering information.

The PIC32MX internal oscillator circuit is a parallel oscillator circuit which requires that a parallel resonant crystal be selected. The load capacitance is usually specified in the 22 pF to 33 pF range. The crystal will oscillate closest to the desired frequency with a load capacitance in this range. It may be necessary to alter these values, as described later, in order to achieve other benefits.

The Clock mode is primarily chosen based on the desired frequency of the crystal oscillator. The main difference between the XT and HS Oscillator modes is the gain of the internal inverter of the oscillator circuit which allows the different frequency ranges. In general, use the oscillator option with the lowest possible gain that still meets specifications. This will result in lower dynamic currents (IDD). The frequency range of each oscillator mode is the recommended frequency cutoff, but the selection of a different gain mode is acceptable as long as a thorough validation is performed (voltage, temperature and component variations, such as resistor, capacitor and internal oscillator circuitry). C1 and C2 should also be initially selected based on the load capacitance, as suggested by the crystal manufacturer, and the tables supplied in the device data sheet. The values given in the device data sheet can only be used as a starting point since the crystal manufacturer, supply voltage, PCB layout and other factors already mentioned may cause your circuit to differ from the one used in the factory characterization process.

Ideally, the capacitance is chosen so that it will oscillate at the highest temperature and the lowest VDD that the circuit will be expected to perform under. High temperature and low VDD both have a limiting effect on the loop gain, such that if the circuit functions at these extremes, the designer can be more assured of proper operation at other temperatures and supply voltage combinations. The output sine wave should not be clipped in the highest gain environment (highest VDD and lowest temperature) and the sine output amplitude should be large enough in the lowest gain environment (lowest VDD and highest temperature) to cover the logic input requirements of the clock as listed in the device data sheet.

A method for improving start-up is to use a value of C2 that is greater than the value of C1. This causes a greater phase shift across the crystal at power-up which speeds oscillator start-up. Besides loading the crystal for proper frequency response, these capacitors can have the effect of lowering loop gain if their value is increased. C2 can be selected to affect the overall gain of the circuit. A higher C2 can lower the gain if the crystal is being overdriven (also, see discussion on Rs). Capacitance values that are too high can store and dump too much current through the crystal, so C1 and C2 should not become excessively large. Unfortunately, measuring the wattage through a crystal is difficult, but if you do not stray too far from the suggested values you should not have to be concerned with this.

A series resistor, Rs, is added to the circuit if, after all other external components are selected to satisfaction, the crystal is still being overdriven. This can be determined by looking at the OSCO pin, which is the driven pin, with an oscilloscope. Connecting the probe to the OSCI pin will load the pin too much and negatively affect performance. Remember that a scope probe adds its own capacitance to the circuit, so this may have to be accounted for in your design (i.e., if the circuit worked best with a C2 of 22 pF and the scope probe was 10 pF, a 33 pF capacitor may actually be called for). The output signal should not be clipping or flattened. Overdriving the crystal can also lead to the circuit jumping to a higher harmonic level, or even, crystal damage.

The OSCO signal should be a clean sine wave that easily spans the input minimum and maximum of the clock input pin. An easy way to set this is to again test the circuit at the minimum temperature and maximum VDD that the design will be expected to perform in, then look at the output. This should be the maximum amplitude of the clock output. If there is clipping, or the sine wave is distorted near VDD and VSS, increasing load capacitors may cause too much current to flow through the crystal or push the value too far from the manufacturer's load specification. To adjust the crystal current, add a trimmer potentiometer between the crystal inverter output pin and C2 and adjust it until the sine wave is clean. The crystal will experience the highest drive currents at the low temperature and high VDD extremes.

The trimmer potentiometer should be adjusted at these limits to prevent overdriving. A series resistor, Rs, of the closest standard value can now be inserted in place of the trimmer. If Rs is too high, perhaps more than 20 k Ω , the input will be too isolated from the output, making the clock more susceptible to noise. If you find a value this high is needed to prevent overdriving the crystal, try increasing C2 to compensate or changing the Oscillator Operating mode. Try to get a combination where Rs is around 10 k Ω or less and load capacitance is not too far from the manufacturer's specification.

6.8.4 FAQs

Question 1: When looking at the OSCO pin after power-up with an oscilloscope, there is no clock. What can cause this?

Answer: There are several possible causes:

- Entering SLEEP mode with no source for wake-up (such as WDT, MCLR or an interrupt). Verify that the code does not put the device to SLEEP without providing for wake-up. If it is possible, try waking it up with a low pulse on MCLR. Powering up with MCLR held low will also give the crystal oscillator more time to start-up, but the Program Counter will not advance until the MCLR pin is high.
- 2. The wrong clock mode is selected for the desired frequency. For a blank device, the default oscillator is FRC. Most parts come with the clock selected in the Default mode which will not start oscillation with a crystal or resonator. Verify that the clock mode has been programmed correctly.
- 3. The proper power-up sequence has not been followed. If a CMOS part is powered through an I/O pin prior to power-up, bad things can happen (latch-up, improper start-up, etc.). It is also possible for brown-out conditions, noisy power lines at start-up and slow VDD rise times to cause problems. Try powering up the device with nothing connected to the I/O, and power-up with a known, good, fast rise power supply. Refer to the power-up information in the specific device data sheet for considerations on brown-out and power-up sequences.
- 4. The C1 and C2 capacitors attached to the crystal have not been connected properly or are not the correct values. Make sure all connections are correct. The device data sheet values for these components will usually get the oscillator running; however, they just might not be the optimal values for your design.

Question 2: Why does my device run at a frequency much higher than the resonant frequency of the crystal?

Answer: The gain is too high for this oscillator circuit. Refer to **6.8.3.1** "Determining the Best Values for Oscillator Components" to aid in the selection of C2 (may need to be higher), Rs (may be needed) and Clock mode (wrong mode may be selected). This is especially possible for low-frequency crystals, like the common 32.768 kHz.

Question 3: The design runs fine, but the frequency is slightly off. What can be done to adjust this?

Answer: Changing the value of C1 has some effect on the oscillator frequency. If a series resonant crystal is used, it will resonate at a different frequency than a parallel resonant crystal of the same frequency call-out. Ensure that you are using a parallel resonant crystal.

Question 4: What would cause my application to work fine, but then suddenly quit or lose time?

Answer: Other than the obvious software checks that should be done to investigate losing time, it is possible that the amplitude of the oscillator output is not high enough to reliably trigger the oscillator input. Also, look at the C1 and C2 values and ensure that the device Configuration bits are correct for the desired oscillator mode.

Question 5: If I put an oscilloscope probe on an oscillator pin, I don't see what I expect. Why?

Answer: Remember that an oscilloscope probe has capacitance. Connecting the probe to the oscillator circuitry will modify the oscillator characteristics. Consider using a low capacitance (active) probe.

6.9 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32MX device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Oscillator module are:

Title Applicati	on Note #
Crystal Oscillator Basics and Crystal Selection for $rfPIC^{\ensuremath{\mathbb{R}}}$ and $PIC^{\ensuremath{\mathbb{R}}}$ MCU Devices	AN826
Basic PIC [®] Microcontroller Oscillator Design	AN849
Practical PIC [®] Microcontroller Oscillator Analysis and Design	AN943
Making Your Oscillator Work	AN949

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32MX family of devices.

6.10 REVISION HISTORY

Revision A (October 2007)

This is the initial released version of this document.

Revision B (October 2007)

Updated document to remove Confidential status.

Revision C (April 2008)

Revised status to Preliminary; Revise U-0 to r-x; Revise Figure 6-1.

Revision D (May 2008)

Revised Figure 6-1, Table 6-1 (WDTCON); Revised Registers 6-9, 6-13, 6-14, 6-15; Revised Example 6-3; Change Reserved bits from "Maintain as" to "Write"; Added Note to ON bit (WDTCON Register).

Revision E (July 2008)

Revised Figure 6-1; Examples 6-1, 6-2, 6-3.