

Section 3. Memory Organization

HIGHLIGHTS

This section of the manual contains the following topics:

3.1	Introduction	
3.2	Control Registers	
3.3	PIC32MX Memory Layout	
3.4	PIC32MX Address Map	3-16
3.5	Bus Matrix	
3.6	I/O Pin Control	
3.7	Operation in Power-Saving and Debug Modes	
3.8	Code Examples	
3.9	Design Tips	
3.10	Related Application Notes	3-36
3.11	Revision History	

3

3.1 INTRODUCTION

The PIC32MX microcontrollers provide 4 GB of unified virtual memory address space. All memory regions, including program memory, data memory, SFRs and Configuration registers reside in this address space at their respective unique addresses. The program and data memories can be optionally partitioned into user and kernel memories. In addition, the data memory can be made executable, allowing the PIC32MX to execute from data memory.

Key features of PIC32MX memory organization include the following:

- · 32-bit native data width
- · Separate User and Kernel mode address spaces
- · Flexible program Flash memory partitioning
- · Flexible data RAM partitioning for data and program space
- Separate boot Flash memory for protected code
- Robust bus-exception handling to intercept runaway code
- · Simple memory mapping with Fixed Mapping Translation (FMT) unit
- Cacheable and non-cacheable address regions

3.2 CONTROL REGISTERS

This section lists the Special Function Registers (SFRs) registers used for setting the RAM and Flash memory partitions for data and code (for both User and Kernel mode).

The following is a list of available SFRs:

- BMXCON: Configuration Register
- BMXxxxBA: Memory Partition Base Address Registers
- BMXDRMSZ: Data RAM Size Register
- BMXPFMSZ: Program Flash Size Register
- BMXBOOTSZ: Boot Flash Size Register

3.2.1 BMXCON Register

This register configures program Flash cacheability for DMA accesses, bus error exceptions, data RAM wait states and arbitration modes.

3.2.2 BMXxxxBA Registers

This register configures relative base addresses for kernel, User mode data and User mode program space in RAM.

3.2.3 BMXDRMSZ Register

This register configures the size of the Data RAM in bytes.

3.2.4 BMXPFMSZ Register

This register configures the size of the Program Flash Memory in bytes.

3.2.5 BMXBOOTSZ Register

This register configures the size of the Boot Program Flash Memory in bytes.

Table 3-1 provides a brief summary of all Memory Organization-related registers. Corresponding registers appear after the summary, followed by a detailed description of each register.

3

10010 0		.,	ameaton	0	i ai y							
Address Offset	Name	Bit Range	Bit 31/23/15/7	Bit 30/22/14/6	Bit 29/21/13/5	Bit 28/20/12/4	Bit 27/19/11/3	Bit 26/18/10/2	Bit 25/17/9/1	Bit 24/16/8/0		
0x2000	BMXCON ^(1,2,3)	31:24	—	—	—	_	—	BMXCHEDMA	—	—		
		23:16	—	—	—	BMXERRIXI	BMXERRICD	BMXERRDMA	BMXERRDS	BMXERRIS		
		15:8	—	—	—	—	—	—	—	—		
		7:0	—	BMXWSDRM	—	—	—	E	MXARB<2:0>			
0x2010	BMXDKPBA ^(1,2,3)	31:24	—	—	—	—	—	—	—	—		
		23:16	—	—	—	—	—	—	—	—		
		15:8			•	BMXDK	PBA<15:8>	•				
		7:0		BMXDKPBA<7:0>								
0x2020	BMXDUDBA ^(1,2,3)	31:24	—	—	—	—	—	—	—	—		
		23:16	—	—	—	_	—	—	—	—		
		15:8				BMXDU	DBA<15:8>					
		7:0		BMXDUDBA<7:0>								
0x2030	BMXDUPBA ^(1,2,3)	31:24	—	—	—	—	—	—	—	—		
		23:16	—	—	—	_	—	—	—	—		
		15:8				BMXDU	PBA<15:8>					
		7:0				BMXDU	JPBA<7:0>					
0x2040	BMXDRMSZ	31:24				BMXDR	MSZ<31:24>					
		23:16				BMXDR	MSZ<23:16>					
		15:8				BMXDR	MSZ<15:8>					
		7:0				BMXDF	RMSZ<7:0>					
0x2050	BMXPUPBA ^(1,2,3)	31:24	_	—	—	_	—	—	—	—		
		23:16	_	—	—	_		BMXPUPB	A<19:16>			
		15:8				BMXPU	PBA<15:8>					
		7:0				BMXPL	JPBA<7:0>					
0x2060	BMXPFMSZ	31:24				BMXPF	/ISZ<31:24>					
		23:16				BMXPF	/ISZ<23:16>					
		15:8				BMXPF	MSZ<15:8>					
		7:0				BMXPF	MSZ<7:0>					
0x2070	BMXBOOTSZ	31:24				BMXBOC)TSZ<31:24>					
		23:16				BMXBOC)TSZ<23:16>					
		15:8				BMXBO	OTSZ<15:8>					
		7:0				BMXBO	OTSZ<7:0>					

Table 3-1: Memory Organization SFR Summary

Legend: — = unimplemented, read as '0'. Address offset values are shown in hexadecimal.

Note 1: This register has an associated Clear register at an offset of 0x4 bytes. These registers have the same name with CLR appended to the end of the register name (e.g., BMXCONCLR). Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.

2: This register has an associated Set register at an offset of 0x8 bytes. These registers have the same name with SET appended to the end of the register name (e.g., BMXCONSET). Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.

3: This register has an associated Invert register at an offset of 0xC bytes. These registers have the same name with INV appended to the end of the register name (e.g., BMXCONINV). Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

Register 3-	1: BMXCON: E	Bus Matrix C	onfiguration R	egister ^(1,2,3)					
r-x	r-x	r-x	r-x	r-x	R/W-0	r-x	r-x		
	—	—	—	—	BMXCHEDMA		—		
bit 31							bit 24		
r-v	r.v.	r_v	D/_1		D/_1	D/\\/_1	P/\/_1		
1-x		1-x	BMXERRIXI	BMXERRICD		BMXERRDS	BMXERRIS		
bit 23			BWALKING	DIVIXEI (100	DWIXERROW	DINIXEI (1700	bit 16		
511 20							bit to		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x		
		_							
bit 15							bit 8		
r-x	R/W-1	r-y	r-y	r_y	R/W-0	R/W-0	R/W-0		
	BMXWSDRM	—			BI	MXARB<2.0>	10000		
bit 7	DIMATODIAI					W/W (1 (D +2.0)	bit 0		
bit i							bit o		
Legend:									
R = Reada	ble bit	W = Writable	bit	P = Programm	nable bit	r = Reserved	bit		
U = Unimpl	emented bit	n = Bit Value	at POR: ('0', '1	', x = Unknowr	ו)				
bit 31-27	Reserved: Wri	te '0'; ignore	read		. 1. 11				
bit 26	BMXCHEDMA: BMX PFM Cacheability for DMA Accesses bit								
	1 = Enable pro	gram Flash n	nemory (data) ca	acheability for I	DMA accesses				
	0 = Disable pro	ogram Flash r	nemory (data) c	acheability for	DMA accesses				
	(hits are stil	Il read from th	ne cache, but m	isses do not up	date the cache)				
bit 25 - 21	Reserved: Wri	te '0'; ignore	read						
bit 20	BMXERRIXI: E	Enable Bus Ei	rror from IXI bit						
	1 = Enable bus	s error except	ions for unmapp	oed address ac	cesses initiated f	from IXI shared	d bus		
	0 = Disable bus	s error excep	tions for unmap	ped address ad	ccesses initiated	from IXI share	d bus		
bit 19	BMXERRICD:	Enable Bus E	Error from ICD E	Debug Unit bit					
	1 = Enable bus	s error except	ions for unmapp	bed address ac	cesses initiated f	from ICD			
hit 18		· Bus Error fr	om DMA hit	ped address ad	ccesses initiated				
bit 10	1 = Enable bus	s error except	ions for unmap	oed address ac	cesses initiated f	from DMA			
	0 = Disable bus	s error except	tions for unmap	ped address ad	ccesses initiated	from DMA			
bit 17	BMXERRDS: E	Bus Error fron	n CPU Data Aco	cess bit (disabl	ed in DEBUG mo	ode)			
	1 = Enable bus	s error except	ions for unmapp	oed address ac	cesses initiated f	from CPU data	access		
	0 = Disable bus	s error except	tions for unmap	ped address ad	ccesses initiated	from CPU data	access		
bit 16	BMXERRIS: B	us Error from	CPU Instruction	n Access bit (d	isabled in DEBU	G mode)			
	1 = Enable bus	error excepti	ons for unmapp	ed address aco	cesses initiated fr	om CPU instru	ction access		
	0 = Disable bus	s error except	ions for unmapp	ed address ac	cesses initiated fr	om CPU instru	iction access		
Note 1:	This register has a	an associated	Clear register (I		at an offset of 0x	4 bytes. Writin	a a '1' to anv		
	bit position in the C	Clear register	will clear valid b	pits in the assoc	ciated register. Re	eads from the C	Clear register		
	should be ignored.								
2:	This register has a	an associated	l Set register (B	MXCONSET) a	at an offset of 0x	8 bytes. Writing	g a '1' to any		
	bit position in the S	Set register wi	ll set valid bits in	the associated	l register. Reads	from the Set re	gister should		
	be ignored.								
3:	This register has a	an associated	Invert register (BMXCONINV)	at an offset of 0x	C bytes. Writin	g a '1' to any		
	should be ignored	ivert register	will invert valid t	Dits in the assoc	ciated register. Re	eads from the Ir	ivert register		

- Register 3-1: BMXCON: Bus Matrix Configuration Register ^(1,2,3) (Continued)
- bit 15 7 Reserved: Write '0'; ignore read
- bit 6 **BMXWSDRM**: CPU Instruction or Data Access from Data RAM Wait State bit 1 = Data RAM accesses from CPU have one wait state for address setup
 - 0 = Data RAM accesses from CPU have zero wait states for address setup
- bit 5-3 **Reserved:** Write '0'; ignore read
- bit 2-0 BMXARB<2:0>: Bus Matrix Arbitration Mode bits
 - 111...011 = Reserved (using these Configuration modes will produce undefined behavior)
 - 010 = Arbitration Mode 2
 - 001 = Arbitration Mode 1
 - 000 = Arbitration Mode 0
 - **Note 1:** This register has an associated Clear register (BMXCONCLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (BMXCONSET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (BMXCONINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

Register 3-2:	BMXDKPB/	A: Data RAM K	ernel Progran	n Base Addre	ss Register ⁽¹	,2,3)	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_			—			—	_
bit 31			•				bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_		—	—	—	—	—	—
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
			BMXDKPB	8A<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			BMXDKP	3A<7:0>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	P = Program	mable bit	r = Reserved bi	t
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '1	l', x = Unknov	vn)		
bit 31-16	Reserved: W	rite '0'; ignore r	ead				
bit 15-11	it 15-11 BMXDKPBA<15:11>: DRM Kernel Program Base Address bits						
	When non-zer	ro, this value se	elects the relati	ve base addre	ess for kernel p	rogram space in	RAM

bit 10-0 BMXDKPBA<10:0>: Read-Only bits Value is always '0', which forces 2 KB increments

- **Note 1:** This register has an associated Clear register (BMXDKPBACLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (BMXDKPBASET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (BMXDKPBAINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

Register 3-3:	BWXDODE	SA: Data RAM U	ser Data Bas	e Address Re	gister (',=,•,		
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
_	—	—	—	—	—	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
		—				—	
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
			BMXDUD	BA<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
		-	BMXDUD	BA<7:0>		-	-
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable t	pit	P = Program	mable bit	r = Reserved	bit
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0', '	1', x = Unknov	wn)		
· ·			(· ·				
bit 31-16	Reserved: \	Write 'o'; ignore r	ead				
bit 15-11	BMXDUDB/ When non-z	A<15:11>: DRM ero, the value se	User Data Bas lects the relat	se Address bit ive base addre	s ess for User m	ode data space i	n RAM
	Note:	f non-zero, the v	alue must be	oreater than B	MXDKPBA.		

Register 3-3: BMXDUDBA: Data RAM User Data Base Address Register ^(1,2,3)

bit 10-0 BMXDUDBA<10:0>: Read-Only bits Value is always '0', which forces 2 KB increments

- **Note 1:** This register has an associated Clear register (BMXDUDBACLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (BMXDUDBASET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (BMXDUDBAINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

Register 3-4:	BMXDUPB	A: Data RAM U	ser Program I	Base Address	s Register ^{(1,2}	2,3)	
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
—	—	—	—	_	—	—	—
bit 31							bit 24
r-x	r-x	r-x	r-x	r-x	r-x	r-x	r-x
					—		_
bit 23							bit 16
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0	R-0
			BMXDUPB	8A<15:8>			
bit 15							bit 8
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			BMXDUP	3A<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	P = Program	mable bit	r = Reserved b	bit
U = Unimpleme	ented bit	-n = Bit Value	at POR: ('0', '1	l', x = Unknov	vn)		
bit 31-16	Reserved: W	rite '0'; ignore r	ead				
bit 15-11	BMXDUPBA	<15:11>: DRM	User Program	Base Address	bits		
	When non-ze	ro, the value se	lects the relativ	ve base addre	ss for User m	ode program spa	ce in RAM
	Note: If	non-zero, BMX	DUPBA must b	e greater thar	n BMXDUDBA	۸.	
bit 10-0	BMXDUPBA	<10:0>: Read-0	Only bits				
	Value is alway	/s '0', which for	ces 2 KB incre	ments			

- **Note 1:** This register has an associated Clear register (BMXDUPBACLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (BMXDUPBASET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - **3:** This register has an associated Invert register (BMXDUPBAINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

PIC32MX Family Reference Manual

Register 3-5:	BMXDRN	ISZ: Data RAM	Size Register	•			
R	R	R	R	R	R	R	R
			BMXDRM	ISZ<31:24>			
bit 31							bit 24
R	R	R	R	R	R	R	R
			BMXDRM	ISZ<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			BMXDR	/ISZ<15:8>			
bit 15							bit 8
R	R	R	R	R	R	R	R
			BMXDR	MSZ<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	P = Programr	nable bit	r = Reserved bit	
U = Unimplem	ented bit	-n = Bit Value	e at POR: ('0',				
bit 31-0	BMXDRMS	5Z: Data RAM Me	emory (DRM)	Size bits Data RAM in byte	26.		

.....0x00002000 = device has 8 KB RAM

0x00004000 = device has 16 KB RAM

0x00008000 = device has 32 KB RAM

0x00001000 = device has 64 KB RAM

<pre></pre>	r-x	г-х —	г-х —	r-x	r-x
- — (r-x	_	—	—	—	
(r-x					h:+ 0.4
c r-x					DIT 24
c r-x					
	r-x	R/W-0	R/W-0	R/W-0	R/W-0
· _	—		BMXPUF	PBA<19:16>	
					bit 16
	D/M/ 0	D/M/ O	P 0	P 0	P 0
-0 10/00-0		N/VV-U	K-0	K-0	K-0
	DIVIAPUPE	0AS10.02			
					bit 8
0 R-0	R-0	R-0	R-0	R-0	R-0
	BMXPUP	BA<7:0>			
					bit C
W = Writabl	e bit	P = Program	mable bit	r = Reserved	bit
-n = Bit Valu	-n = Bit Value at POR: ('0'. '1'. x = Unknown)				
	/-0 R/W-0 0 R-0 W = Writabl -n = Bit Valu	/-0 R/W-0 R/W-0 BMXPUPE 0 R-0 R-0 BMXPUPI W = Writable bit -n = Bit Value at POR: ('0', ' <i>'</i>	/-0 R/W-0 R/W-0 BMXPUPBA<15:8> 0 R-0 R-0 BMXPUPBA<7:0> BMXPUPBA<7:0>	/-0 R/W-0 R/W-0 R-0 BMXPUPBA<15:8>	/-0 R/W-0 R/W-0 R-0 R-0 BMXPUPBA<15:8> BMXPUPBA<15:8> BMXPUPBA<15:8> BMXPUPBA<15:8> 0 R-0 R-0 R-0 R-0 R-0 BMXPUPBA<7:0> BMXPUPBA<7:0> BMXPUPBA<15:8

bit 19-11 BMXPUPBA<19:11>: Program Flash (PFM) User Program Base Address bits

bit 10-0 BMXPUPBA<10:0>: Read-Only bits

Value is always '0', which forces 2 KB increments

- Note 1: This register has an associated Clear register (BMXPUPBACLR) at an offset of 0x4 bytes. Writing a '1' to any bit position in the Clear register will clear valid bits in the associated register. Reads from the Clear register should be ignored.
 - 2: This register has an associated Set register (BMXPUPPBASET) at an offset of 0x8 bytes. Writing a '1' to any bit position in the Set register will set valid bits in the associated register. Reads from the Set register should be ignored.
 - 3: This register has an associated Invert register (BMXPUPBAINV) at an offset of 0xC bytes. Writing a '1' to any bit position in the Invert register will invert valid bits in the associated register. Reads from the Invert register should be ignored.

PIC32MX Family Reference Manual

Register 3-7:	BMXPFM	ISZ: Program Fl	ash (PFM) Siz	e Register			
R	R	R	R	R	R	R	R
			BMXPFM	SZ<31:24>			
bit 31							bit 24
R	R	R	R	R	R	R	R
			BMXPFM	SZ<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			BMXPFM	SZ<15:8>			
bit 15							bit 8
R	R	R	R	R	R	R	R
			BMXPFN	1SZ<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	P = Programr	mable bit	r = Reserved bit	
U = Unimplem	ented bit	-n = Bit Value	e at POR: ('0',	ʻ1', x = Unknow	'n)		
bit 31-0	BMXPFMS	Z: Program Flas	h Memory (PF	M) Size bits			
	Static value	e that indicates th	e size of the F	PFM in bytes:			

0x00008000 = device has 32 KB Flash0x00010000 = device has 64 KB Flash 0x00020000 = device has 128 KB Flash 0x00040000 = device has 256 KB Flash 0x00080000 = device has 512 KB Flash

Register 3-8:	BMXBOC	DTSZ: Boot Flasi	n (IFM) Size F	Register			
R	R	R	R	R	R	R	R
			BMXBOOT	SZ<31:24>			
bit 31							bit 24
R	R	R	R	R	R	R	R
			BMXBOOT	SZ<23:16>			
bit 23							bit 16
R	R	R	R	R	R	R	R
			BMXBOO ⁻	TSZ<15:8>			
bit 15							bit 8
R	R	R	R	R	R	R	R
			BMXBOC	TSZ<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable	bit	P = Programr	mable bit	r = Reserved bit	
U = Unimplem	ented bit	-n = Bit Value	at POR: ('0',	ʻ1', x = Unknow	'n)		
bit 31-0	BMXBOOT	FSZ: Boot Flash M	Memory (BFM)) Size bits			
	Static value	e that indicates th	e size of the E	Boot PFM in byte	es:		
	0x000	03000 = device h	as 12 KB boot	t Flash			

3

3.3 PIC32MX MEMORY LAYOUT

The PIC32MX microcontrollers implement two address spaces: virtual and physical. All hardware resources, such as program memory, data memory and peripherals, are located at their respective physical addresses. Virtual addresses are exclusively used by the CPU to fetch and execute instructions. Physical addresses are used by peripherals, such as DMA and Flash controllers, that access memory independently of the CPU.





The entire 4 GB virtual address space is divided into two primary regions: user and kernel space. The lower 2 GB of space from the User mode segment is called USEG/KUSEG. A User mode application must reside and execute in the USEG segment. The USEG segment is also available to all Kernel mode applications, which is why it is also named KUSEG – to indicate that it is available to both User and Kernel modes. When operating in User mode, the bus matrix must be configured to make part of the Flash and data memory available in the USEG/KUSEG segment. See **Section 3.4 "PIC32MX Address Map"** for more details.



Figure 3-2: User/Kernel Address Segments

The upper 2 GB of virtual address space forms the kernel only space. The kernel space is divided into four segments of 512 MB each: KSEG0, KSEG1, KSEG2 and KSEG3. Only Kernel mode applications can access kernel space memory. The kernel space includes all peripheral registers. Consequently, only Kernel mode applications can monitor and manipulate peripherals. Only KSEG0 and KSEG1 segments point to real memory resources. Segment KSEG2 is available to the EJTAG probe debugger, as explained in the MIPS documentation (refer to the EJTAG specification). The PIC32MX only uses KSEG0 and KSEG1 segments. The Boot Flash Memory (BFM), Program Flash Memory (PFM), Data RAM Memory (DRM) and peripheral SFRs are accessible from either KSEG0 or KSEG1.

The Fixed Mapping Translation (FMT) unit translates the memory segments into corresponding physical address regions. Figure 3-1 shows the fixed mapping scheme implemented by the PIC32MX core between the virtual and physical address space. A virtual memory segment may also be cached, provided the cache module is available on the device. Please note that the KSEG1 memory segment is not cacheable, while KSEG0 and USEG/KUSEG are cacheable.

The mapping of the memory segments depend on the CPU error level (set by the ERL bit in the CPU Status register). Error Level is set (ERL = 1) by the CPU on a Reset, Soft Reset or NMI. In this mode, the processor runs in Kernel mode and USEG/KUSEG are treated as unmapped and uncached regions, and the mapping in Figure 3-1 does not apply. This mode is provided for compatibility with other MIPS processor cores that use a TLB-based MMU. The C start-up code clears the ERL bit to zero, so that when application software starts up, it sees the proper virtual to physical memory mapping as depicted in Figure 3-1.

Segments KSEG0 and KSEG1 are always translated to physical address 0x0. This translation arrangement allows the CPU to access identical physical addresses from two separate virtual addresses: one from KSEG0 and the other from KSEG1. As a result, the application can choose to execute the same piece of code as either cached or uncached. See **Section 4. "Prefetch Cache Module"** (DS61119) for more details. The on-chip peripherals are visible through KSEG1 segment only (uncached access).

Memory Organization

3.4 PIC32MX ADDRESS MAP

The Program Flash Memory is divided into kernel and user partitions. The kernel program Flash space starts at physical address 0x1D000000, whereas the user program Flash space starts at physical address 0xBD000000 + BMXPUDBA register value. Similarly, the internal RAM is also divided into kernel and user partitions. The kernel RAM space starts at physical address 0x00000000, whereas the user RAM space starts at physical address 0xBD000000 + BMXDUDBA register value. By default, the full Flash memory and RAM are mapped to Kernel mode application only.

Please note that the BMXxxxBA register settings must match the memory model of the target software application. If the linked code does not match the register values, the program may not run and may generate bus error exceptions on start-up.

Note: The Program Flash Memory is not writable through its address map. A write to the PFM address range causes a bus error exception.

3.4.1 Virtual to Physical Address Calculation (and Vice-Versa)

To translate the kernel address (KSEG0 or KSEG1) to a physical address, perform a "Bitwise AND" operation of the virtual address with 0x1FFFFFFF:

• Physical Address = Virtual Address and 0x1FFFFFF

For physical address to KSEG0 virtual address translation, perform a "Bitwise OR" operation of the physical address with 0x80000000:

KSEG0 Virtual Address = Physical Address | 0x8000000

For physical address to KSEG1 virtual address translation, perform a "Bitwise OR" operation of the physical address with 0xA0000000:

• KSEG1 Virtual Address = Physical Address | 0xA0000000

To translate from KSEG0 to KSEG1 virtual address, perform a "Bitwise OR" operation of the KSEG0 virtual address with 0x20000000:

• KSEG1 Virtual Address = KSEG0 Virtual Address | 0x20000000

10.01										
N	lomony Typo	Virtual A	ddresses	Physical A	Addresses	Size in Bytes				
IV.	iemory rype	Begin Address	End Address	Begin Address	End Address	Calculation				
	Boot Flash	0xBFC00000	0xBFC02FFF	0x1FC00000	0x1FC02FFF	12 KB				
pace	Program Flash ⁽¹⁾	0xBD000000	0xBD000000 + BMXPUPBA - 1	0x1D000000	0x1D00000 + BMXPUPBA - 1	BMXPUPBA				
ress S	Program Flash ⁽²⁾	0x9D000000	0x9D000000 + BMXPUPBA - 1	0x1D000000	0x1D000000 + BMXPUPBA - 1	BMXPUPBA				
el Add	RAM (Data)	0x80000000	0x80000000 + BMXDKPBA - 1	0x00000000	BMXDKPBA - 1	BMXDKPBA				
Kern	RAM (Prog)	0x80000000 + BMXDKPBA	0x80000000 + BMXDUDBA -1	BMXDKPBA	BMXDUDBA -1	BMXDUDBA - BMXDKPBA				
	Peripheral	0xBF800000	0xBF8FFFFF	0x1F800000	0x1F8FFFFF	1 MB				
N		Virtual A	ddresses	Physical A	Size in Bytes					
	lemory rype	Begin Address	End Address	Begin Address	End Address	Calculation				
pace	Program Flash	0x7D000000 + BMXPUPBA	0x7D000000 + PFM Size - 1	0xBD000000 + BMXPUPBA	0xBD000000 + PFM Size - 1	PFM Size - BMXPUPBA				
Iress S	RAM (Data)	0x7F000000 + BMXDUDBA	0x7F000000 + BMXDUPBA - 1	0xBF000000 + BMXDUDBA	0xBF000000 + BMXDUPBA - 1	BMXDUPBA - BMXDUDBA				
User Add	RAM (Prog)	0x7F000000 + BMXDUPBA	0x7F000000 + RAM Size ⁽³⁾ - 1	0xBF000000 + BMXDUPBA	0xBF000000 + RAM Size ⁽³⁾ - 1	DRM Size - BMXDUPBA				

 Table 3-2:
 PIC32MX Address Map

Note 1: Program Flash virtual addresses in the non-cacheable range (KSEG1).

2: Program Flash virtual addresses in the cacheable and prefetchable range (KSEG0).

3: The RAM size varies between PIC32MX device variants.

3.4.2 Program Flash Memory Partitioning

The Program Flash Memory can be partitioned for User and Kernel mode programs as shown in Figure 3-1.

At Reset, the User mode partition does not exist (BMXPUPBA is initialized to 0). The entire Program Flash Memory is mapped to Kernel mode program space starting at virtual address KSEG1: 0xBD000000 (or KSEG0: 0x9D000000). To set up a partition for the User mode program, initialize BMXPUPBA as follows:

• BMXPUPBA = BMXPFMSZ – USER_FLASH_PGM_SZ

The USER_FLASH_PGM_SZ is the partition size of the User mode program. BMXPFMSZ is the bus matrix register that holds the total size of Program Flash Memory.

Example:

- Assuming the PIC32MX device has 512 Kbytes of Flash memory, the BMXPFMSZ will contain 0x00080000.
- To create a user Flash program partition of 20 Kbytes (0x5000):
- BMXPUPBA = 0x80000 0x5000 = 0x7B000

The size of the user Flash will be 20K and the size left for the Kernel Flash will be 512k - 20k = 492K.

The user Flash partition will extend from 0x7D07B000 to 0x7D07FFFF (virtual addresses).

The Kernel mode partition always starts from KSEG1: 0xBD000000 or KSEG0: 0x9D000000. In the above example, the Kernel partition will extend from 0xBD000000 to 0xBD07AFFF (492 Kbytes in size).

Memor Organizat



Figure 3-3: Flash Partitioning

3.4.3 RAM Partitioning

The RAM memory can be divided into four partitions. These are:

- Kernel Data
- Kernel Program
- User Data
- User Program

In order to execute from data RAM, a kernel or user program partition must be defined. At Power-on Reset (POR), the entire data RAM is assigned to the kernel data partition. This partition always starts from the base of the data RAM. See Figure 3-4 for details.

Note 1: To properly partition the RAM, you have to program all of the following registers: BMXDKPBA, BMXDUDBA and BMXDUPBA.
2: The size of the available RAM is given by the BMXDRMSZ register.



Figure 3-4: RAM Partitioning

Memor Organiza

DS61115E-page 3-19

3.4.3.1 Kernel Data RAM Partition

The kernel data RAM partition is located at virtual address KSEG0:0x80000000, KSEG1:0xA00000000. It is always active and cannot be disabled.

Please note that if any of the BMXDKPBA, BMXDUDBA or BMXDUPBA register is '0', then the whole RAM is assigned to kernel data RAM (i.e., the size of the kernel data RAM partition is given by the BMXDRMSZ register value; see Figure 3-5). Otherwise, the size of the kernel data RAM partition is given by the value of the BMXDKPBA register (see Figure 3-6).

The kernel data RAM partition exists on Reset and takes up all the available RAM, as the BMXDKPBA, BMXDUDBA and BMXDUPBA registers default to zero at any Reset.

<text>

Figure 3-5: RAM Partitioning When BMXDKPBA, BMXDUDBA or BMXDUPBA = 0



Figure 3-6: Kernel Data RAM Partitioning

3.4.3.2 Kernel Program RAM Partition

The kernel program RAM partition is required if code needs to be executed from data RAM in Kernel mode.

This partition starts at KSEG0:0x80000000 + BMXDKPBA (KSEG1:0xA0000000 + BMXDKPBA), and its size is given by BMXDUDBA - BMXDKPBA. See Figure 3-7.

The kernel program RAM partition does not exist on Reset, as the BMXDKPBA and BMXDUDBA registers default to zero at Reset.

Figure 3-7: Kernel Program RAM Partitioning



3.4.3.3 User Data RAM Partition

For User mode applications, a User mode data partition in RAM is required. This partition starts at address 0x7F000000 + BMXDUDBA, and its size is given by BMXDUPBA - BMXDUDBA (see Figure 3-8).

The user data RAM partition does not exist on Reset, as the BMXDUDBA and BMXDUPBA registers default to zero at Reset.

Figure 3-8: User Data RAM Partitioning



Memor Organizat

3.4.3.4 User Program RAM Partition

The user program partition in data RAM is required if code needs to be executed from data RAM in User mode. This partition starts at address 0x7F000000 + BMXDUPBA, and its size is given by BMXDRMSZ – BMXDUPBA. See Figure 3-9.

The User Program RAM partition does not exist on Reset, as the BMXDUPBA register defaults to zero at Reset.



Figure 3-9: User Program RAM Partitioning

3.4.3.5 RAM Partitioning Examples

This section provides the following practical examples of RAM partitioning:

- RAM Partitioned as Kernel Data
- · RAM Partitioned as Kernel Data and Kernel Program
- · RAM Partitioned as Kernel Data and User Data
- RAM Partitioned as Kernel Data, Kernel Program and User Data
- · RAM Partitioned as Kernel Data, Kernel Program, User Data and User Program

Example 1. RAM Partitioned as Kernel Data

The entire RAM is partitioned as kernel data RAM after a Reset. No other programming is required. Setting the BMXDKPBA, BMXDUDBA or BMXDUPBA register to '0' will partition the entire RAM space to a kernel data partition (see Figure 3-5).

Example 2. RAM Partitioned as Kernel Data and Kernel Program

For this example, assume that the available RAM on the PIC32MX device is 32 KB, of which 8 KB kernel data RAM and 24 KB of kernel program RAM are needed. In this example, the user data RAM and user program RAM will have their sizes set to '0'.

Please note that a kernel data RAM partition is always required. See Figure 3-10 for details.

The values of the registers are as follows:

- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00002000 (i.e., 8 KB kernel data)
- BMXDUDBA = 0x00008000 (i.e., 0x6000 kernel program)
- BMXDUPBA = 0x00008000 (i.e., user data size = 0, and user program size = 0)

Figure 3-10: RAM Partitioning for 8 KB Kernel Data and 16 KB Kernel Program



Example 3. RAM Partitioned as Kernel Data and User Data

For this example, assume that the available RAM on the PIC32MX device is 32 KB, of which 16 KB of kernel data RAM and 16 KB of user data RAM are needed. In this example, the kernel program RAM and user program RAM will have their sizes set to '0'. See Figure 3-11 for details.

The values of the registers are as follows:

- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00004000 (i.e., 16 KB kernel data)
- BMXDUDBA = 0x00004000 (i.e., 0 kernel program)
- BMXDUPBA = 0x00008000 (i.e., user data size = 16 KB, and user program size = 0)

Figure 3-11: RAM Partitioning for 16 KB Kernel Data and 16 KB User Data



Example 4. RAM Partitioned as Kernel Data, Kernel Program and User Data

For this example, assume that the available RAM on the PIC32MX device is 32 KB, and 4 KB of kernel data RAM, 6 KB of kernel program and 22 KB of user data RAM are needed. In this example, the user program RAM will have its size set to '0'. See Figure 3-12 for details.

The values of the registers are as follows:

- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00001000 (i.e., 4 KB kernel data)
- BMXDUDBA = 0x00002800 (i.e., 6 KB kernel program)
- BMXDUPBA = 0x00008000 (i.e., user data size = 22 KB, and user program size = 0)





Example 5. RAM Partitioned as Kernel Data, Kernel Program, User Data and User Program

For this example, assume that the available RAM on the PIC32MX device is 32 KB, and 6 KB of kernel data RAM, 5 KB of kernel program RAM, 12 KB of user data RAM and 9 KB of user program RAM are needed. See Figure 3-13 for details.

The values of the registers are as follows:

- BMXDRMSZ = 0x00008000 (read-only value)
- BMXDKPBA = 0x00001800 (i.e., 6 KB kernel data)
- BMXDUDBA = 0x00002C00 (i.e., 5 KB kernel program)
- BMXDUPBA = 0x00005C00 (i.e., user data size = 12 KB, and user program size = 9 KB)

Figure 3-13: RAM Partitioning for 6 KB K-Data, 5 KB K-Program, 12 KB U-Data and 9 KB U-Program



3.5 BUS MATRIX

The processor supports two modes of operation, Kernel mode and User mode. The Bus Matrix controls the allocation of memory for each of these modes. It also controls the type of access, program or data, for a given region of address space.

The Bus Matrix connects master devices, generically called initiators, to slave devices, generically called targets. The PIC32MX product family can have up to five initiators and three targets (e.g., Flash, RAM, etc.) on the main bus structure.

Of the five possible initiators, the CPU Instruction Bus (CPU IS), CPU Data Bus (CPU DS), In-Circuit Debug (ICD) and DMA Controller (DMA) are the default set of initiators and are always present. The PIC32MX also includes an Initiator Expansion Interface (IXI) to support additional initiators for future expansion.

The Bus Matrix decodes a general range of addresses that map to a target. The target (memory or peripherals) may provide additional addresses depending on its functionality.

Table 3-3 lists the targets which the initiators can access.

Initiator	Target						
initiator	Flash	RAM	Peripheral Bus				
CPU IS	Y	Y	N				
CPU DS	Y	Y	Y				
DMA	Y	Y	Y				
IXI	Y	Y	N				
ICD	Y	Y	Y				



Figure 3-14: Bus Matrix Initiators and Targets



Memory Organization

3

3.5.1 Initiator Arbitration Modes

Since there can be more than one initiator attempting to access the same target, an arbitration scheme must be used to control access to the target. The arbitration modes assign priority levels to all the initiators. The initiator with the higher priority level will always win target access over a lower priority initiator.

3.5.1.1 Arbitration Mode 0

The fixed priority scheme in Arbitration Mode 0 is shown in Figure 3-15. The CPU data and instruction access are given higher priority than DMA access. This mode can starve the DMA, so chose this mode when DMA is not being used.

As shown in Figure 3-15, each initiator is assigned a fixed priority level. Programming the register field BMXARB (BMXCON<2:0>) to '0' selects Mode 0 operation.



Figure 3-15: Priority Assignment in Arbitration Mode 0

3.5.1.2 Arbitration Mode 1

Arbitration Mode 1 is a fixed priority scheme like Mode 0; however, the CPU IS is always the lowest priority. Figure 3-16 shows the priority scheme in Mode 1. Mode 1 arbitration is the default mode.

Programming the register field BMXARB (BMXCON<2:0>) to '1' selects Mode 1 operation.

ICD/Debug CPU Data Access DMA Initiator Expansion CPU Instruction Access

Figure 3-16: Priority Assignment in Arbitration Mode 1

3

3.5.1.3 Arbitration Mode 2

Mode 2 arbitration supports rotating priority assignments to all initiators. Instead of a fixed priority assignment, each initiator is assigned the highest priority in a rotating fashion. In this mode, the rotating priority is applied with the following exceptions:

- 1. CPU data is always selected over CPU instruction.
- 2. ICD is always the highest priority.
- 3. When the CPU is processing an exception (EXL = 1) or an error (ERL = 1), the arbiter temporarily reverts to Mode 0.

Figure 3-17: Priority Assignments in Arbitration Mode 2

Higher Priority	Priority Sequence 1	Priority Sequence 2	Priority Sequence 3	Priority Sequence 4
	ICD/Debug	ICD/Debug	ICD/Debug	ICD/Debug
	CPU Data Access	CPU Instruction Access	DMA	Initiator Expansion
	CPU Instruction Access	DMA	Initiator Expansion	CPU Data Access
	DMA	Initiator Expansion	CPU Data Access	CPU Instruction Access
	Initiator Expansion	CPU Data Access	CPU Instruction Access	DMA
		-		

Note that priority sequence 2 is not selected in the rotating priority scheme if there is a pending CPU data access. In this case, once the data access is complete, sequence 2 is selected.

Programming the register field BMXARB (BMXCON<2:0>) to '2' selects Mode 2 operation.

3.5.2 Bus Error Exceptions

The Bus Matrix generates a bus error exception on:

- · Any attempt to access unimplemented memory
- · Any attempt to access an illegal target
- Any attempt to write to program Flash memory

Bus Error Exceptions may be temporarily disabled by clearing the BMXERRxxx bits in the BMXCON register, which is not recommended.

The Bus Matrix disables bus error exceptions for accesses from CPU IS and CPU DS while in DEBUG mode.

3.5.3 Break Exact Breakpoint Support

The PIC32MX supports break exact breakpoints by inserting one Wait state to data RAM access. This method allows the CPU to stop execution just before the breakpoint address instruction. This is useful in case of breakpointed store instructions. When the Wait state is not used, the break will still occur at the store instruction, however, the DRM location is updated with the store value. If the Wait state is enabled the DRM is not updated with the store value.

3.6 I/O PIN CONTROL

There are no pins associated with this module.

3.7 OPERATION IN POWER-SAVING AND DEBUG MODES

3.7.1 Memory Operation on Power-up or Brown-out Reset (BOR):

- · The contents of data RAM are undefined
- The BMXxxxBA registers are reset to '0'
- CPU is switched to Kernel mode

3.7.2 Memory Operation on Reset:

- The data RAM contents are retained. If the device is code-protected, the RAM contents are cleared
- The BMX base address registers (BMXxxxBA) are set to '0'
- CPU is switched to Kernel mode

3.7.3 Memory Operation on Wake-up from Device Sleep or Idle Mode:

- · The RAM contents are retained
- The BMX base address register (BMXxxxBA) contents are not changed
- CPU mode is unchanged

3.8 CODE EXAMPLES

Example 3-1:	Create a User Mode Partition of 12K in Program Flash

```
BMXPUPBA = BMXPFMSZ - (12*1024); // User Mode Flash 12K,
// Kernel Mode Flash 500K (512K-12K)
```

Example 3-2: Create a Kernel Mode Data RAM Partition of 16K; Rest of RAM for Kernel Program

BMXDKPBA = 16*1024; BMXDUDBA = BMXDRMSZ; BMXDUPBA = BMXDRMSZ;

Example 3-3 can be used to create the following partitions in RAM:

- Kernel mode data = 12K
- Kernel mode program = 6K
- User mode data = 8K
- User mode program = 6K

Example 3-3: Create RAM Partitions

BMXDKPBA = 12*1024;	// Kernel Data Partition of 12K.
	<pre>// Start offset of Kernel Program Partition</pre>
BMXDUDBA = BMXDKPBA + (6*1024);	<pre>// Kernel Program Partition of 6K</pre>
	<pre>// Start offset of User Data Partition</pre>
BMXDUPBA = BMXDUDBA + (8*1024);	// User Data Partition of 8K
	<pre>// Start offset of User Program Partition.</pre>
	<pre>// This partition will go up to the size of</pre>
	// RAM (32K). So the partition size will be
	// 6K (32K - 8K - 6K - 12K)

3.9 DESIGN TIPS

Question 1: At Reset, in which mode is the CPU running?

- Answer: The CPU starts in Kernel mode. The entire RAM is mapped to kernel data segments in KSEG0 and KSEG1. Flash memory is mapped to kernel program segments in KSEG0 and KSEG1. Also ERL = 1, which should be reset to zero (normally in the C start-up code).
- Question 2: Do I need to initialize the BMX registers?
- Answer: Generally, no. You can leave the BMX registers at their default values, which allows maximum RAM and Flash memories for Kernel mode applications. If you want to run code from RAM or set up User mode partitions, you will need to configure the BMX registers.
- Question 3: What is the CPU Reset vector address?

Answer: The CPU Reset address is 0xBFC00000.

Question 4: What is a Bus-Error Exception?

Answer: Bus-error exceptions are generated when the CPU tries to access unimplemented addresses. Also, when the CPU tries to execute a program from RAM without defining a RAM program partition, a bus-error exception is generated.

Memory Organizatio

3.10 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC32MX device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Memory Organization of the PIC32MX family include the following:

Title

Application Note

No related application notes at this time.

N/A

Note: Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC32MX family of devices.

3.11 REVISION HISTORY

Revision A (August 2007)

This is the initial released version of this document.

Revision B (October 2007)

Updated document to remove Confidential status.

Revision C (April 2008)

Revised status to Preliminary; Revised U-0 to r-x.

Revision D (June 2008)

Change Reserved bits from "Maintain as" to "Write".

Revision E (July 2009)

This revision includes the following updates:

- Minor updates to the text and formatting have been incorporated throughout the document
- Added Notes 1, 2 and 3, which describe the Clear, Set and Invert registers to the following:
 - Table 3-1: Memory Organization SFR Summary
 - Register 3-1: BMXCON: Bus Matrix Configuration Register
 - Register 3-2: BMXDKPBA: Data RAM Kernel Program Base Address Register
 - Register 3-3: BMXDUDBA: Data RAM User Data Base Address Register
 - Register 3-4: BMXDUPBA: Data RAM User Program Base Address Register
 - Register 3-6: BMXPUPBA: Program Flash (PFM) User Program Base Address Register
- · Removed all Clear, Set and Invert register descriptions
- Added additional bit value definition (0x0001000) to BMXDRMSZ: Data RAM Size Register (see Register 3-5)

NOTES: