

Section 44. High-Speed 10-Bit ADC

HIGHLIGHTS

This section of the manual contains the following major topics:

44.1 Int	roduction	
44.2 Co	ontrol Registers	44-5
44.3 AE	DC Configuration	
44.4 AE	DC Conversion	
44.5 Sa	ample and Conversion Sequence for Single SAR ADC	
44.6 Sa	ample and Conversion Sequence for Dual SAR ADC	
44.7 AE	DC Interrupt	
44.8 Co	ommon ADC Interrupt	
44.9 Op	peration During Sleep and Idle Modes	
44.10 Tra	ansfer Function for 10-Bit ADC	
44.11 Re	egister Map	
44.12 Re	elated Application Notes	
44.13 Re	evision History	44-53

44.1 INTRODUCTION

This section describes the features and associated operational modes of the high-speed 10-bit Analog-to-Digital Converter (ADC) available on the dsPIC33F family of devices.

The High-Speed 10-Bit ADC module has the following key features:

- 10-bit resolution
- 4 Msps conversion rate at 3.3V (devices with two Successive Approximation Registers (SARs))
- 2 Msps conversion rate at 3.3V (devices with one SAR)
- · Independent Start of Conversion (SoC) trigger selection for each analog input pair
- Up to four dedicated Sample and Hold (S&H) circuits with asynchronous sampling option
- · Two shared S&H circuits on devices with two SARs
- One shared S&H circuit on devices with one SAR
- Dedicated result register for each analog input
- Unipolar inputs

Power conversion applications often require voltage and current measurements for each control loop. Therefore, the 26 analog inputs of the High-Speed 10-Bit ADC module are grouped in 13 pairs. A pair is a combination of even and odd numbered analog inputs such as AN0 and AN1, AN2, AN3 and so on. The ADC always converts a single pair of analog inputs at a time. Whether the conversion happens in parallel or sequential manner depends on the number of SAR converters available on the device.

Note: The available analog inputs and SAR converters may vary depending on the device variant. Refer to the specific device data sheet for details.

Each analog input pair (for example, Pair 0 (AN0, AN1), Pair 1 (AN2, AN3)) receives a separate conversion request. The conversion request can be selected from a variety of sources (see Figure 44-7). If multiple analog input pairs receive a conversion request at the same time, the conversion requests are prioritized. Analog input Pair 0 has the highest priority, and analog input Pair 12 has the lowest priority.

Figure 44-1 shows a block diagram of the High-Speed 10-Bit ADC with a dual SAR converter. In this module, the even and odd numbered analog inputs are converted in parallel, thereby providing 4 Msps throughput using two 2 Msps SAR converters. The even numbered analog inputs are converted by one SAR, and the odd numbered analog inputs are converted by another SAR. The dual SAR device has a separate shared S&H circuit for even and odd numbered analog inputs to keep the analog input constant for the respective SAR during conversion.

The separate shared S&H circuit for even and odd numbered analog inputs also provides the option to sample both the inputs (the even and odd input) in a pair simultaneously, thus preserving the relative phase information between the signals on both analog inputs.

Figure 44-2 shows a block diagram of the High-Speed 10-Bit ADC with a single SAR converter. In this module, the even and odd numbered analog inputs are converted sequentially. Unlike a dual SAR device, it has a single shared S&H circuit for even and odd numbered analog inputs. Therefore, the analog input pairs that use the shared S&H circuit for both inputs are sampled sequentially.

Each of the first four analog input pairs in both the single and dual SAR device has a dedicated S&H circuit for even numbered analog inputs (AN0, AN2, AN4 and AN6). The dedicated S&H circuit allows the respective analog input to be sampled on a conversion request without any latency (zero latency).



Figure 44-1: High-Speed 10-Bit ADC with Two SAR Converters

- **Note 1:** Depending on the device variant, these inputs may be connected to EXTREF or Internal Voltage Reference. Refer to the specific device data sheet for more details.
 - 2: The available analog inputs and the dedicated S&H circuit may vary depending on the device variant. Refer to the specific device data sheet for more details.

44





44.2 CONTROL REGISTERS

This section outlines the specific functions of each register that controls the operation of the High-Speed 10-Bit ADC module.

Note: Not all control registers are available on all devices. Refer to the specific device data sheet for more information.

ADCON: A/D Control Register

This register configures the sample conversion sequence, enables the ADC module and is used to set up the clock divider for the ADC clock.

ADSTAT: A/D Status Register

This register contains the Pair Data Ready (PxRDY) flag to indicate the analog input pair that caused the common ADC interrupt. The Pair Data Ready flag is cleared in the specific pair handler.

ADBASE: A/D Base Register

This register contains a unique offset value based on the analog input pair that caused the common ADC interrupt. It is read in the common ADC interrupt to branch to the specific analog pair handler.

ADPCFG: A/D Port Configuration Register

This register configures the analog input pins as analog inputs or digital I/O.

ADPCFG2: A/D Port Configuration Register 2

This register configures the analog input pins as analog inputs or digital I/O.

ADCPC0: A/D Convert Pair Control Register 0

This register selects the trigger source, enables the common ADC interrupt and allows software trigger generation for Analog Input Pair 0 and Pair 1.

ADCPC1: A/D Convert Pair Control Register 1

This register selects the trigger source, enables the common ADC interrupt and allows software trigger generation for Analog Input Pair 2 and Pair 3.

ADCPC2: A/D Convert Pair Control Register 2

This register selects the trigger source, enables the common ADC interrupt and allows software trigger generation for Analog Input Pair 4 and Pair 5.

ADCPC3: A/D Convert Pair Control Register 3

This register selects the trigger source, enables the common ADC interrupt and allows software trigger generation for Analog Input Pair 6 and Pair 7.

ADCPC4: A/D Convert Pair Control Register 4

This register selects the trigger source, enables the common ADC interrupt and allows software trigger generation for Analog Input Pair 8 and Pair 9.

ADCPC5: A/D Convert Pair Control Register 5

This register selects the trigger source, enables the common ADC interrupt and allows software trigger generation for Analog Input Pair 10 and Pair 11.

ADCPC6: A/D Convert Pair Control Register 6

This register selects the trigger source, enables the common ADC interrupt and allows software trigger generation for Analog Input Pair 12.

R/W-0	U-0	R/W-0	R/W-0	U-0	R/W-0	U-0	R/W-0	
ADON	—	ADSIDL	SLOWCLK ⁽¹⁾	_	GSWTRG		FORM ⁽¹⁾	
bit 15			1				bit 8	
D/M/ 0	D/M/ O	D/M/ 0	D/M/ O	11.0	DW/ 0			
		SEOSAMP(1)		0-0	R/W-U	ADCS<2.0>(1)	r/w-i	
bit 7	ORDER		ASTINUSAMI			AD03~2.02**	bit 0	
							bit 0	
Legend:								
R = Readable	bit	W = Writable	oit	U = Unim	plemented bit,	read as '0'		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is	scleared	x = Bit is unk	nown	
bit 15	ADON: A/D C	Operating Mode	bit					
	1 = A/D conve	erter module is	operating					
	0 = A/D conve	erter is off						
bit 14	Unimplemen	ted: Read as 'o)'					
bit 13	ADSIDL: Stop	p in Idle Mode k	pit					
	1 = Discontine	ue module opei module operati	ation when device (enters Idle	mode			
bit 12	SLOWCLK:	Enable Slow Clo	ock Divider bit ⁽¹⁾					
	1 = ADC is c	locked by the a	uxiliary PLL (ACLK))				
	0 = ADC is c	lock by the prim	nary PLL (Fvco)					
bit 11	Unimplemen	ted: Read as 'o)'					
bit 10	GSWTRG : G	lobal Software	Trigger bit					
	When this bit registers. This	t is set, it trigge s bit is automati	ers conversions if s cally cleared in hare	selected by dware.	y the TRGSR	C<4:0> bits in t	he ADCPCx	
bit 9	Unimplemen	ted: Read as 'd)'					
bit 8	FORM: Data	Output Format	bit ⁽¹⁾					
	1 = Fractiona 0 = Integer (D	(Dout = dddo)out = 0000 0	1 dddd dd00 000 0dd dddd dddd)	00)				
bit 7	EIE: Early Int	errupt Enable b	it ⁽¹⁾					
	1 = Interrupt i	s generated aft	er first conversion is	s complete	ed			
h # C		s generated att	er second conversio	on is comp	leted			
		bered analog in	out is converted firs	st followed	t by conversion	n of even numb	ared input	
	0 = Even num	nbered analog i	nput is converted fir	st, followe	d by conversion	on of odd numbe	ered input	
bit 5	SEQSAMP: S	Sequential Sam	ple Enable bit ⁽¹⁾					
	1 = Shared S ORDER =	ample and Hol = 0. If ORDER	d (S&H) circuit is sa = 1, then the shared	ampled at d S&H circ	the start of the cuit is sampled	e second conve at the start of t	rsion if he first	
	conversion 0 = Shared S&H circuit is sampled at the same time the dedicated S&H circuit is sampled, if the shared S&H circuit is not currently busy with an existing conversion process. If the shared S&H circuit is busy at the time the dedicated S&H circuit is sampled, then the shared S&H circuit will sample at the start of the new conversion cycle							
bit 4	ASYNCSAMI	P: Asynchronou	is Dedicated S&H S	Sampling E	nable bit ⁽¹⁾			
	1 = The dedic trigger pu	cated S&H circl ulse is detected	uit is constantly sar	npling and	then terminat	es sampling as	soon as the	
	sampling	process in two	ADC clock cycles		igger event is			

Register 44-1: ADCON: A/D Control Register

Note 1: This control bit can only be changed while the ADC module is disabled (ADON = 0).

Register 44-1: ADCON: A/D Control Register (Continued)

bit 3 Unimplemented: Read as '0' bit 2-0 ADCS<2:0>: A/D Conversion Clock Divider Select bits⁽¹⁾ 111 = FADC/8 110 = FADC/7 101 = FADC/6 100 = FADC/5 011 = FADC/4 (default) 010 = FADC/3 001 = FADC/2 000 = FADC/1

Note 1: This control bit can only be changed while the ADC module is disabled (ADON = 0).

Hic 10

44

U-0	U-0	U-0	R/C-0	R/C-0 н_s	R/C-0	R/С-0	R/С-0
					P10RDV		PRDV
bit 15			TIZINDI	TINDI	TIONDT	TORDT	bit 8
R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0	R/C-0
H-S	H-S	H-S	H-S	H-S	H-S	H-S	H-S
P7RD)	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	PORDY
bit 7							bit 0
Legend:							
R = Reada	able bit	W = Writable	bit		mented bit, read	l as '0'	
-n = Value	at POR	(1) = Bit is set	bardwara	'0' = Bit is cle	eared	x = Bit is unkr	nown
		11-3 – Set by	naiuwaie				
bit 15-13	Unimplemen	ited: Read as '	o'				
bit 12	P12RDY: Co	nversion Data f	。 for Pair 12 Rea	adv bit			
2	Bit is set whe	n data is ready	in buffer, clea	red when a '0'	is written to this	s bit.	
bit 11	P11RDY: Cor	nversion Data f	or Pair 11 Rea	ady bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0	' is written to this	s bit.	
bit 10	P10RDY: Co	nversion Data f	or Pair 10 Rea	ady bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0	' is written to this	s bit.	
bit 9	P9RDY: Con	version Data fo	r Pair 9 Ready	/ bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0	' is written to this	s bit.	
bit 8	P8RDY: Conv	version Data fo	r Pair 8 Ready	/ bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0	' is written to this	s bit.	
bit 7	P7RDY: Con	version Data fo	r Pair 7 Ready	/ bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0	' is written to this	s bit.	
bit 6	P6RDY: Con	version Data fo	r Pair 6 Ready	/ bit			
L:1 F	Bit is set whe	n data is ready	' in buffer, clea		is written to this	s dit.	
DIT 5	PSRDY: Conv Bit is set who	version Data to	r Pair 5 Ready	/ DIT	' is writton to thi	e bit	
hit 4	DIL IS SEL WIE	vorsion Data fo	r Dair 4 Doad	v bit		S DIL.	
DIL 4	Bit is set whe	version Data io n data is ready	in buffer clea	y bli ured when a 'o'	' is written to this	e hit	
bit 3	P3RDY Con	version Data fo	r Pair 3 Ready	/ hit		5 61.	
bit o	Bit is set whe	n data is readv	in buffer, clea	red when a '0'	' is written to this	s bit.	
bit 2	P2RDY: Con	version Data fo	r Pair 2 Ready	/ bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0'	is written to this	s bit.	
bit 1	P1RDY: Conv	version Data fo	r Pair 1 Ready	/ bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0	' is written to this	s bit.	
bit 0	PORDY: Con	version Data fo	r Pair 0 Ready	/ bit			
	Bit is set whe	n data is ready	in buffer, clea	red when a '0	is written to this	s bit.	
Noto	Not all PvDDV hite	s are available.	on all devices	See the speci	ific device data c	sheet for the ov	ailable analog
11010.				See the spee			anabic analog

Register 44-2: ADSTAT: A/D Status Register

Note: Not all PxRDY bits are available on all devices. See the specific device data sheet for the available analog inputs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			ADBAS	SE<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
		/	ADBASE<7:1	>			—
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is			x = Bit is unkr	nown			

Register 44-3: ADBASE: A/D Base Register

bit 15-1	ADBASE<15:1>: ADC Base F	Register bits
----------	--------------------------	---------------

This register contains the base address of the user's ADC Interrupt Service Routine jump table. This register, when read, contains the sum of the ADBASE register contents and the encoded value of the PxRDY Status bits.

The encoder logic provides the bit number of the highest priority PxRDY bits where P0RDY is the highest priority and P12RDY is lowest priority.

bit 0 Unimplemented: Read as '0'

- Note 1: The encoding results are shifted left two bits so bits 1-0 of the result are always zero.
 - 2: As an alternative to using the ADBASE Register, the ADCP0-12 ADC Pair Conversion Complete Interrupts can be used to invoke A to D conversion completion routines for individual ADC input pairs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0
bit 7							bit 0

Register 44-4: ADPCFG: A/D Port Configuration Register

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-0 PCFG<15:0>: A/D Port Configuration Control bits

- 1 = Port pin in Digital mode, port read input enabled, A/D input multiplexer connected to AVss
- 0 = Port pin in Analog mode, port read input disabled, A/D samples pin voltage
- **Note:** Not all PxRDY bits are available on all devices. See the specific device data sheet for the available analog inputs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—		—	
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set				'0' = Bit is cle	ared	x = Bit is unkr	iown

Register 44-5: ADPCFG2: A/D Port Configuration Register 2

bit 15-8 Unimplemented: Read as '0'

bit 7-0 **PCFG<23:16>:** A/D Port Configuration Control bits

1 = Port pin in Digital mode, port read input enabled, A/D input multiplexer connected to AVss

0 = Port pin in Analog mode, port read input disabled, A/D samples pin voltage

Note: Not all PxRDY bits are available on all devices. See the specific device data sheet for the available analog inputs.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IRQEN1	PEND1	SWTRG1			TRGSRC1<4:	0>					
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
IRQEN0	PEND0	SWTRG0			TRGSRC0<4:	0>					
bit 7		· ·					bit 0				
Legend:											
R = Readable	bit	W = Writable b	Dit		emented bit, rea	id as '0'					
-n = value at F	POR	"1" = Bit is set		$0^{\circ} = Bit is c$	leared	x = Bit is unkr	nown				
bit 15	IRQEN1: Inte	errupt Request E	nable 1 bit								
	1 = Enable th 0 = IRQ is no	ne IRQ generation to generation to generated	on when requ	ested conver	sion of channels	AN3 and AN2	is completed				
bit 14	PEND1: Pen	ding Conversion	Status 1 bit								
	1 = Conversi	on of channels A	AN3 and AN2	is pending.	This is set when	selected trigger	is asserted				
	0 = Conversi	on is complete									
bit 13	SWTRG1: S	oftware Trigger 1	l bit				- 11				
	1 = Start con hardware	when the PENI	D1 bit is set		55RC dits). This	DIT IS AUTOMATIC	ally cleared by				
hit 10 0		Un is not started	ouroo Soloof	ion hito							
DIL 12-0	Selects trigg	er source for cor	version of a	ion bits nalog channe	Is AN3 and AN2						
	00000 = No conversion enabled										
	00001 = Individual software trigger selected										
	00010 = Global software trigger selected										
	00011 = PW	M Generator 1 r	rimarv trigge	er selected							
	00101 = PW	/M Generator 2 p	primary trigge	er selected							
	00110 = PW	M Generator 3 p	primary trigge	er selected							
	00111 = PW	M Generator 4 p	primary trigge	er selected							
	01000 = PW	M Generator 6 r	primary trigge	er selected							
	01010 = PW	M Generator 7 p	primary trigge	er selected							
	01011 = PWM Generator 8 primary trigger selected										
	01100 = Timer1 period match										
	01101 = Reserved										
	01110 = PWM Generator 1 secondary trigger selected										
	10000 = PWM Generator 3 secondary trigger selected										
	10001 = PWM Generator 4 secondary trigger selected										
	10010 = PW	M Generator 5 s	econdary tri	gger selected							
	10011 = PW	M Generator 6 s	econdary tri	gger selected							
	10100 = PW	M Generator 7 s	econdary tri	gger selected							
	10101 = PW	M Generator 9 s	econdary tri	ager selected							
	10111 = PW	M Generator 1 c	urrent-limit A	DC trigger							
	11000 = PW	M Generator 2 c	current-limit A	DC trigger							
	11001 = PW	M Generator 3 c	current-limit A	DC trigger							
	11010 = PW	M Generator 5 c	urrent-limit /								
	11100 = PW	M Generator 6 c	current-limit A	DC trigger							
	11101 = PW	M Generator 7 d	current-limit A	DC trigger							
	11110 = PW	M Generator 8 c	current-limit A	DC trigger							
	11111 = Tim	er2 period matc	h								

Register 44-6:	ADCPC0: A/D Convert Pair Control Register 0

© 2009 Microchip Technology Inc.

Hign-Speed 10-Bit ADC

Register 44-6:	ADCPC0: A/D Convert Pair Control Register 0 (Continued)
bit 7	IRQEN0: Interrupt Request Enable 0 bit
	 1 = Enable the IRQ generation when requested conversion of channels AN1 and AN0 is completed 0 = IRQ is not generated
bit 6	PEND0: Pending Conversion Status 0 bit
	1 = Conversion of channels AN1 and AN0 is pending. This is set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG0: Software Trigger 0 bit
	 1 = Start conversion of AN1 and AN0 (if selected in TRGSRC bits). This bit is automatically cleared by hardware when the PEND0 bit is set 0 = Conversion is not started
hit 4-0	TRGSRC0<4:0>: Trigger () Source Selection bits
511 4 0	Selects triager source for conversion of analog channels AN1 and AN0
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 - PWM Generator 6 primary trigger selected
	01010 = PWM Generator 7 primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = Reserved
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator / secondary trigger selected
	10101 = PWM Generator 9 secondary trigger selected
	10110 - PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

				- <u>g</u> .e.e.						
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN3	PEND3	SWTRG3			TRGSRC3<4:	0>				
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN2	PEND2	SWTRG2			TRGSRC2<4	0>				
bit 7							bit 0			
Legend:	1.11		••							
R = Readable		vv = vvritable i	DIT	U = Unimple	emented bit, rea	id as 'U'	0.1/2			
	UK	I – DILIS SEL			eareu	X - DILIS UIKI	IOWII			
bit 15	IRQEN3: Inte	errupt Request E	Enable 3 bit							
	1 = Enable th 0 = IRQ is no	ie IRQ generation of generated	on when requ	lested convers	sion of channels	s AN7 and AN6 i	s completed			
bit 14	PEND3: Pen	ding Conversior	n Status 3 bit							
	1 = Conversi	on of channels /	AN7 and AN6	is pending. T	his is set when	selected trigger	is asserted			
hit 13	SWITEC3: SV	offware Trigger '	3 hit							
bit 10	1 = Start conv	version of AN7 a	and AN6 (if se	elected in TRG	SRC bits). This	bit is automatica	ally cleared by			
	hardware	when the PEN	D3 bit is set		,		,			
bit 12-8	TRGSRC3<4	l:0>: Triager 3 S	Source Select	ion bits						
	Selects trigge	er source for cor	nversion of ar	nalog channel	s AN7 and AN6	j_				
	00000 = No	conversion enal	bled	U						
	00001 = Individual software trigger selected									
	00010 = GIO 00011 = PW	M Special Even	t Trigger selected	cted						
	00100 = PW	M Generator 1	primary trigge	er selected						
	00101 = PW	M Generator 2	orimary trigge	er selected						
	00110 = PW	M Generator 3 p	orimary trigge	er selected						
	00111 = PW	M Generator 5	orimary trigge	er selected						
	01001 = PW	M Generator 6	primary trigge	er selected						
	01010 = PW	M Generator 7	orimary trigge	er selected						
	01011 = PW	M Generator 8	orimary trigge	er selected						
	01100 = Tim	er1 period matc	h							
	01101 = Res	M Generator 1 s	secondary tric	naer selected						
	01111 = PW	M Generator 2	secondary trig	gger selected						
	10000 = PW	M Generator 3	secondary trig	gger selected						
	10001 = PW	M Generator 4	secondary trig	gger selected						
	10010 = PW	M Generator 5 9	secondary trig	gger selected						
	10100 = PW	M Generator 7	secondary trig	ager selected						
	10101 = PW	M Generator 8	secondary trig	gger selected						
	10110 = PW	M Generator 9	secondary trig	gger selected						
	10111 = PW	M Generator 1 (current-limit A	DC trigger						
	11000 = PW	M Generator 2 (current-limit A	DC trigger						
	11010 = PW	M Generator 4	current-limit A	DC trigger						
	11011 = PW	M Generator 5 d	current-limit A	DC trigger						
	11100 = PW	M Generator 6 d	current-limit A	DC trigger						
	11101 = PW	M Generator 7 (current-limit A	DC trigger						
	11111 = Tim	er2 period matc	current-limit A	NDC ingger						

Register 44-7:	ADCPC1: A/D	Convert Pair	Control	Register	1
----------------	-------------	--------------	---------	----------	---

4 High-Speed 10-Bit ADC

Register 44-7:	ADCPC1: A/D Convert Pair Control Register 1 (Continued)
bit 7	IRQEN2: Interrupt Request Enable 2 bit
	 1 = Enable the IRQ generation when requested conversion of channels AN5 and AN4 is completed 0 = IRQ is not generated
bit 6	PEND2: Pending Conversion Status 2 bit
	1 = Conversion of channels AN5 and AN4 is pending. This is set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG2: Software Trigger 2 bit
	1 = Start conversion of AN5 and AN4 (if selected in TRGSRC bits). This bit is automatically cleared by hardware when the PEND2 bit is set
	0 = Conversion is not started
bit 4-0	TRGSRC2<4:0>: Trigger 2 Source Selection bits
	Selects trigger source for conversion of analog channels AN5 and AN4.
	00000 = No conversion enabled
	00001 = Individual software trigger selected
	00010 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 - PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = Reserved
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 – PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11101 = PWW Generator & current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

Register 44-8:	ADCPC2: A	VD Convert Pa	III Control R	egister 2					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN5	PEND5	SWTRG5			TRGSRC5<4:0	>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN4	PEND4	SWTRG4		-	TRGSRC4<4:0	>			
bit 7							bit 0		
Legend:									
R = Readable	bit	W = Writable	bit	U = Unimpl	emented bit, read	as '0'			
-n = Value at F	POR	'1' = Bit is set		'0' = Bit is c	leared	x = Bit is unkr	iown		
bit 15	IRQEN5: Inte 1 = Enable th 0 = IRQ is no	errupt Request I le IRQ generation t generated	Enable 5 bit on when requ	ested conver	sion of channels A	AN11 and AN10) is completed		
bit 14	PEND5: Pending Conversion Status 5 bit 1 = Conversion of channels AN11 and AN10 is pending. This is set when selected trigger is asserted 0 = Conversion is complete								
bit 13	SWTRG5: So 1 = Start cony by hardw 0 = Conversion	 SWTRG5: Software Trigger 5 bit 1 = Start conversion of AN11 and AN10 (if selected in TRGSRC bits). This bit is automatically cleared by hardware when the PEND5 bit is set 0 = Conversion is not started 							
bit 12-8	TRGSRC5<4	:0>: Trigger 5 S	Source Select	ion bits					
	Selects trigge	er source for co	nversion of a	nalog channe	Is AN11 and AN1	0.			
	00000 = No conversion enabled								
	00001 = Individual software trigger selected								
	00010 = Global software trigger selected								
	00011 = PWW Special Event Ingger Selected								
	00101 = PW	M Generator 2	primary trigge	er selected					
	00110 = PW	M Generator 3	primary trigge	er selected					
	00111 = PW	M Generator 4	primary trigge	er selected					
	01000 = PWM Generator 5 primary trigger selected								
	01001 = PWM Generator 6 primary trigger selected								
	01010 = PWWN Generator / primary trigger selected								
	01100 = Timer1 period match								
	01100 = Limeri period match 01101 = Reserved								
	01110 = PW	M Generator 1	secondarv tri	ager selected					
	01111 = PW	M Generator 2	secondary tri	ger selected					
	10000 = PWM Generator 3 secondary trigger selected								
	10001 = PWM Generator 4 secondary trigger selected								
	10010 = PW	M Generator 5	secondary tri	gger selected					
	10011 = PW	M Generator 6	secondary tri	gger selected					
	10100 = PW	M Generator 8	secondary tri	yyer selected					
	10101 = PW	M Generator 9	secondary tri	gger selected					
	10111 = PW	M Generator 1	current-limit A	DC trigaer					
	11000 = PW	M Generator 2	current-limit A	DC trigger					
	11001 = PW	M Generator 3	current-limit A	DC trigger					
	11010 = PW	M Generator 4	current-limit A	DC trigger					
	11011 = PW	M Generator 5	current-limit A	DC trigger					
	11100 = PW	W Generator 6	current-limit A						
	11110 = PW	M Generator 8	current-limit A	DC trigger					
	111111 = Tim	er2 period mate	san one minit /						

nictor 11 8. **۸** D CPC2: A/D Convert Pair Control Register 2

High-Speed 10-Bit ADC

Register 44-8:	ADCPC2: A/D Convert Pair Control Register 2 (Continued)
bit 7	IRQEN4: Interrupt Request Enable 4 bit
	 1 = Enable the IRQ generation when requested conversion of channels AN9 and AN8 is completed 0 = IRQ is not generated
bit 6	PEND4: Pending Conversion Status 4 bit 1 = Conversion of channels AN9 and AN8 is pending. This is set when selected trigger is asserted 0 = Conversion is complete
bit 5	 SWTRG4: Software Trigger 4 bit 1 = Start conversion of AN9 and AN8 (if selected in TRGSRC bits). This bit is automatically cleared by hardware when the PEND4 bit is set 0 = Conversion is not started
bit 4-0	TRGSRC4-4:0>: Trigger 4 Source Selection bits Selects trigger source for conversion of analog channels AN9 and AN8. 00000 = No conversion enabled 00011 = Individual software trigger selected 00010 = Global software trigger selected 0011 = PWM Special Event Trigger selected 00100 = PWM Generator 1 primary trigger selected 00111 = PWM Generator 2 primary trigger selected 00110 = PWM Generator 3 primary trigger selected 0111 = PWM Generator 6 primary trigger selected 01001 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 7 primary trigger selected 01010 = PWM Generator 7 primary trigger selected 01011 = PWM Generator 7 primary trigger selected 0110 = Timer1 period match 0111 = PWM Generator 1 secondary trigger selected 0111 = PWM Generator 5 secondary trigger selected 0100 = PWM Generator 5 secondary trigger selected 0101 = PWM Generator 7 secondary trigger selected 0101 = PWM Generator 7 secondary trigger selected 0101 = PWM Generator 8 secondary trigger selected 0101 = PWM Generator 9 secondary trigger selected 0101 = PWM Generator 9 secondary trigger selected
	11101 = PWM Generator 7 current-limit ADC trigger 11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

				9.5.6. 0					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN7	PEND7	SWTRG7			TRGSRC7<4:0	>			
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
IRQEN6	PEND6	SWTRG6			TRGSRC6<4:0	>			
bit 7							bit 0		
Legend:									
R = Readable I	oit	W = Writable	oit	U = Unimple	emented bit, read	as '0'			
-n = Value at P	OR	'1' = Bit is set		0° = Bit is cl	eared	x = Bit is unkr	IOWN		
bit 15	IRQEN7: Inte	rrupt Request I	Enable 7 bit						
	1 = Enable the	e IRQ generatio	on when reque	ested conversi	on of channels A	N15 and AN14	is completed		
bit 11		generated	Status 7 64						
UIL 14	1 = Conversion of channels AN15 and AN14 is pending. This is set when selected trigger						er is asserted		
	0 = Conversion is complete								
bit 13	SWTRG7: So	ftware Trigger	7 bit						
	1 = Start conversion of AN15 and AN14 (if selected in TRGSRC bits). This bit is automatically cleared								
	by hardwa	are when the P	END7 bit is se	et					
hit 12 9				ion hito					
υιι 12-δ	Selects triage	.u>: myger / S	ource Select	IULI UILS Valog channel	$s \Delta N15 and \Delta N1$	4			
	00000 = No conversion enabled								
	00001 = Individual software trigger selected								
	00010 = Global software trigger selected								
	00100 = PW	M Generator 1	primary trigge	r selected					
	00101 = PWN	M Generator 2	orimary trigge	r selected					
	00110 = PWI	A Generator 3	orimary trigge	r selected					
	01000 = PW	M Generator 5	orimary trigge	r selected					
	01001 = PWN	A Generator 6	orimary trigge	r selected					
	01010 = PWM Generator 7 primary trigger selected								
	01100 = Timer1 period match								
	01101 = Res	erved							
	01110 = PWM Generator 1 secondary trigger selected								
	01111 = PWM Generator 2 secondary trigger selected 10000 = PWM Generator 3 secondary trigger selected								
	10001 = PW	M Generator 4	secondary trig	ger selected					
	10010 = PWN	M Generator 5	secondary trig	ger selected					
	10011 = PWI	A Generator 6	secondary trig	ger selected					
	10100 – PW	M Generator 8	secondary trig	ger selected					
	10110 = PWN	A Generator 9	secondary trig	ger selected					
	10111 = PWI	A Generator 1	current-limit A	DC trigger					
	11000 = PW	M Generator 3	current-limit A	DC trigger					
	11010 = PW	M Generator 4	current-limit A	DC trigger					
	11011 = PW	M Generator 5	current-limit A	DC trigger					
	11101 = PW	M Generator 7	current-limit A	DC trigger					
	11110 = PW	A Generator 8	current-limit A	DC trigger					
	11111 = Time	er2 period mato	h						

Register 44-9:	ADCPC3: A/D Convert Pair Control Register 3

Hign-Speed 10-Bit ADC

Register 44-9:	ADCPC3: A/D Convert Pair Control Register 3 (Continued)
bit 7	IRQEN6: Interrupt Request Enable 6 bit
	1 = Enable the IRQ generation when requested conversion of channels AN13 and AN12 is completed 0 = IRQ is not generated
bit 6	PEND6: Pending Conversion Status 6 bit
	1 = Conversion of channels AN13 and AN12 is pending. This is set when selected trigger is asserted
	0 = Conversion is complete
bit 5	SWTRG6: Software Trigger 6 bit
	 1 = Start conversion of AN13 and AN12 (if selected in TRGSRC bits). This bit is automatically cleared by hardware when the PEND6 bit is set
	0 = Conversion is not started
bit 4-0	TRGSRC6<4:0>: Trigger 6 Source Selection bits
	Selects trigger source for conversion of analog channels AN13 and AN12.
	00000 = No conversion enabled
	00001 - Hulvidual software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator & primary trigger selected
	01010 = PWM Generator 8 primary trigger selected
	01100 = Timer1 period match
	01101 = Reserved
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10110 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11101 = PWW Generator 7 current limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

R/W-0	-	B 8 1 7		-				
	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN9	PEND9	SWTRG9			TRGSRC9<4:0	>		
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
IRQEN8	PEND8	SWTRG8			TRGSRC8<4:0	>		
bit 7							bit (
Logond:								
R = Readable I	hit	W = Writable I	oit	U = Unimple	emented bit read	as '0'		
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkn	own	
	on	i Bitle eet		o Bitlool		X Bitle dilla		
bit 15	IRQEN9: Inte 1 = Enable IF 0 = IRQ is no	errupt Request E RQ generation w t generated	Enable 9 bit /hen request	ed conversion	of channels AN1	9 and AN18 is	completed	
bit 14	PEND9: Pending Conversion Status 9 bit 1 = Conversion of channels AN19 and AN18 is pending; set when selected trigger is asserted 0 = Conversion is complete							
bit 13	 SWTRG9: Software Trigger 9 bit 1 = Start conversion of AN19 and AN18. This bit is automatically cleared by hardware when the PEND9 bit is set 0 = Conversion is not started 							
	Selects trigge 00000 = No (00001 = Indiv 00010 = Glol 00011 = PW 00100 = PW 00101 = PW 00101 = PW 01001 = PW 01001 = PW 01010 = Time 01010 = Res 01101 = Res 01101 = PW 10000 = PW 10001 = PW 10001 = PW 10001 = PW 10011 = PW	er source for cor conversion enal vidual software bal software trig M Special Even M Generator 1 p M Generator 2 p M Generator 3 p M Generator 5 p M Generator 6 p M Generator 7 p M Generator 7 p M Generator 7 p M Generator 7 s M Generator 1 s M Generator 1 s M Generator 1 s M Generator 2 s M Generator 5 s M Generator 5 s	nversion of an oled trigger select ger selected t Trigger select orimary trigge orimary trigge secondary trig secondary trig secondary trig secondary trig secondary trig	alog channel ed cted er selected er selected er selected er selected er selected er selected er selected gger selected gger selected gger selected gger selected gger selected gger selected gger selected gger selected	s AN19 and AN1	8.		

Register 44-10	: ADCPC4: A/D Convert Pair Control Register 4 (Continued)
bit 7	IRQEN8: Interrupt Request Enable 8 bit
	 1 = Enable IRQ generation when requested conversion of channels AN17 and AN16 is completed 0 = IRQ is not generated
bit 6	PEND8: Pending Conversion Status 8 bit 1 = Conversion of channels AN17 and AN16 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	SWTRG8: Software Trigger 8 bit
	 1 = Start conversion of AN17 and AN16. This bit is automatically cleared by hardware when the PEND8 bit is set 0 = Conversion is not started
hit 1 0	TRCSBC9<4.0N: Trigger 9 Source Selection bits
Dit 4-0	Selects trigger source for conversion of analog channels AN17 and AN16.
	00001 = Individual software trigger selected
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWM Generator / primary trigger selected
	01011 = PWM Generator 8 primary trigger selected
	01100 = Timer Fperiod match
	011101 - Reserved
	01110 - PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWM Generator 2 current-limit ADC trigger
	11001 = PWM Generator 3 current-limit ADC trigger
	11010 = PWM Generator 4 current-limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

. -•••

R/W-0 IRQEN11 bit 15 R/W-0 IRQEN10 bit 7 Legend: R = Readable bit -n = Value at POI bit 15 II 0 bit 15 II 0 bit 15 10 bit 14 11 0 bit 13 S 1 1	R/W-0 PEND11 R/W-0 PEND10 PEND10 PEND10 PEND11 E Enable IR = IRQ is no PEND11: Per = Conversio = Conversio = Conversio	R/W-0 SWTRG11 R/W-0 SWTRG10 W = Writable to '1' = Bit is set errupt Request RQ generation w t generated noting Conversio on of channels A	R/W-0 R/W-0 bit Enable 11 bi hen request	R/W-0 R/W-0 U = Unimple '0' = Bit is cl t ed conversion	R/W-0 TRGSRC11<4:0 R/W-0 TRGSRC10<4:0 emented bit, read leared	R/W-0)> R/W-0)> as '0' x = Bit is unkn	R/W-0 bit & R/W-0 bit (
IRQEN11 bit 15 R/W-0 IRQEN10 bit 7 Legend: R = Readable bit -n = Value at POI bit 15 II 0 bit 14 F 10 bit 13 S 1	PEND11 R/W-0 PEND10 PEND10 R R R R R R R R R R R R R	SWTRG11 R/W-0 SWTRG10 W = Writable to '1' = Bit is set errupt Request Q generation w generated nding Conversion on of channels A	R/W-0 bit Enable 11 bi then request	R/W-0 U = Unimple '0' = Bit is cl t ed conversion	R/W-0 TRGSRC10<4:0 TRGSRC10<4:0 emented bit, read leared	R/W-0 as '0' x = Bit is unkn	bit 6 R/W-0 bit 0					
bit 15 R/W-0 IRQEN10 bit 7 Legend: R = Readable bit -n = Value at POI bit 15 li bit 14 bit 14 pit 13 bit 13 li 0 bit 13 li 0 bit 2 li 0 bit 3 li 0 bit 3 li 0 bit 3 li 0 0 0 0 0 0 0 0 0 0 0 0 0	R/W-0 PEND10 PEND10 R R RQEN11: Int = Enable IR = IRQ is no PEND11: Per = Conversio = Conversio	R/W-0 SWTRG10 W = Writable to '1' = Bit is set errupt Request RQ generation w t generated noting Conversio on of channels A	R/W-0 bit Enable 11 bi hen request	R/W-0 U = Unimple '0' = Bit is cl t ed conversion	R/W-0 TRGSRC10<4:0 emented bit, read eared of channels AN2	R/W-0)> as '0' x = Bit is unkn	R/W-0 bit 0					
R/W-0 IRQEN10 bit 7 Legend: R = Readable bit -n = Value at POI bit 15 II 0 bit 14 P 10 bit 13 S 1	R/W-0 PEND10 R R RQEN11: Int = Enable IR = IRQ is no PEND11: Per = Conversio = Conversio	R/W-0 SWTRG10 W = Writable to '1' = Bit is set errupt Request RQ generation w t generated noting Conversio on of channels A	R/W-0 bit Enable 11 bi hen request	R/W-0 U = Unimple '0' = Bit is cl t ed conversion	R/W-0 TRGSRC10<4:0 emented bit, read leared	R/W-0)> as '0' x = Bit is unkn	R/W-0 bit (
IRQEN10 bit 7 Legend: R = Readable bit -n = Value at POI bit 15 II bit 14 P bit 13 S 1	PEND10 R R RQEN11: Int = Enable IF = IRQ is no PEND11: Per = Conversio = Conversio WTRG11: S	SWTRG10 W = Writable k '1' = Bit is set errupt Request RQ generation w t generated nding Conversio on of channels A	oit Enable 11 bi hen request	U = Unimple '0' = Bit is cl t ed conversion	TRGSRC10<4:0 emented bit, read leared of channels AN2	as '0' x = Bit is unkn	bit (Iown					
bit 7 Legend: R = Readable bit -n = Value at POI bit 15 II bit 14 F 1 0 bit 13 S 1	R RQEN11: Int = Enable IR = IRQ is no PEND11: Per = Conversio = Conversio SWTRG11: S	W = Writable b '1' = Bit is set errupt Request RQ generation w t generated nding Conversio on of channels A	it Enable 11 bi hen request n Status 11 l	U = Unimple '0' = Bit is cl t ed conversion	emented bit, read leared i of channels AN2	as '0' x = Bit is unkn	bit (Iown					
Legend: R = Readable bit -n = Value at POI bit 15 II bit 14 P bit 13 S 1	R RQEN11: Int = Enable IF = IRQ is no PEND11: Per = Conversio = Conversio WTRG11: S	W = Writable to '1' = Bit is set terrupt Request RQ generation with t generated anding Conversion on of channels A	bit Enable 11 bi hen requesten n Status 11 b	U = Unimple '0' = Bit is cl t ed conversion	emented bit, read leared l of channels AN2	as '0' x = Bit is unkn	lown					
R = Readable bit -n = Value at POI bit 15 II 0 bit 14 P 1 0 bit 13 S 1	RQEN11: Int = Enable IR = IRQ is no PEND11: Per = Conversio = Conversio	W = Writable k '1' = Bit is set errupt Request RQ generation w t generated nding Conversion on of channels A	Enable 11 bi hen request	U = Unimple '0' = Bit is cl t ed conversion	emented bit, read eared of channels AN2	as '0' x = Bit is unkn	lown					
-n = Value at POI bit 15 II bit 14 P bit 14 S bit 13 S	R RQEN11: Int = Enable IF = IRQ is no PEND11: Per = Conversio = Conversio	'1' = Bit is set errupt Request Q generation w t generated nding Conversio on of channels A	Enable 11 bi hen request	'0' = Bit is cl t ed conversion	eared of channels AN2	x = Bit is unkn	lown					
bit 15 II 1 0 bit 14 P 1 0 bit 13 S 1	RQEN11: Int = Enable IR = IRQ is no PEND11: Per = Conversio = Conversio	errupt Request RQ generation w t generated nding Conversio on of channels A	Enable 11 bi hen request	t ed conversion	of channels AN2							
bit 14 F 1 0 bit 13 S 1	PEND11: Per = Conversio = Conversio SWTRG11: S	nding Conversio	n Status 11 I			23 and AN22 is	completed					
bit 13 S	WTRG11: S	on is complete	N23 and AN	bit I22 is pending	PEND11: Pending Conversion Status 11 bit 1 = Conversion of channels AN23 and AN22 is pending; set when selected trigger is asserted 0 = Conversion is complete							
0	= Start cor PEND11 = Conversio	Software Trigger oversion of AN2 bit is set on is not started	11 bit 3 and AN22	2. This bit is a	automatically cle	ared by hardw	are when the					
bit 12-8 T	RGSRC11<	4:0>: Trigger 11	Source Sele	ection bits								
	00000 = No (00001 = Individual (00001 = Glob 00010 = Glob 00101 = PWI 01001 = PWI 00001 = PWI 00001 = PWI 00010 = PWI 00101 = PWI 0101 = PWI 1001 = PWI 1001 = PWI 1001 = PWI	conversion enab vidual software trig M Special Event M Generator 1 p M Generator 2 p M Generator 3 p M Generator 3 p M Generator 5 p M Generator 6 p M Generator 7 p M Generator 7 p M Generator 7 p M Generator 7 s M Generator 1 s M Generator 1 s M Generator 3 s M Generator 5 s M Generator 7 s	bled trigger select ger selected trigger selected tringger selected tringger selected trimary trigge primary trigge pr	ed cted er selected er selected er selected er selected er selected er selected er selected ger selected gger selected gger selected gger selected gger sele								

© 2009 Microchip Technology Inc.

Register 44-11:	ADCPC5: A/D Convert Pair Control Register 5 (Continued)
bit 7	IRQEN10: Interrupt Request Enable 10 bit 1 = Enable IRQ generation when requested conversion of channels AN21 and AN20 is completed 0 = IRQ is not generated
bit 6	PEND10: Pending Conversion Status 10 bit 1 = Conversion of channels AN21 and AN20 is pending; set when selected trigger is asserted 0 = Conversion is complete
bit 5	SWTRG10: Software Trigger 10 bit
	 1 = Start conversion of AN21 and AN20. This bit is automatically cleared by hardware when the PEND10 bit is set 0 = Conversion is not started
bit 4-0	TRGSRC10<4:0>: Trigger 10 Source Selection bits
	Selects trigger source for conversion of analog channels AN21 and AN20.
	00000 - No conversion enabled
	00010 = Global software trigger selected
	00011 = PWM Special Event Trigger selected
	00100 = PWM Generator 1 primary trigger selected
	00101 = PWM Generator 2 primary trigger selected
	00110 = PWM Generator 3 primary trigger selected
	00111 = PWM Generator 4 primary trigger selected
	01000 = PWM Generator 5 primary trigger selected
	01001 = PWM Generator 6 primary trigger selected
	01010 = PWW Generator / primary trigger selected
	01011 = PWW Generator 8 primary ingger selected
	01100 - Tiller Perend
	01110 = PWM Generator 1 secondary trigger selected
	01111 = PWM Generator 2 secondary trigger selected
	10000 = PWM Generator 3 secondary trigger selected
	10001 = PWM Generator 4 secondary trigger selected
	10010 = PWM Generator 5 secondary trigger selected
	10011 = PWM Generator 6 secondary trigger selected
	10100 = PWM Generator 7 secondary trigger selected
	10101 = PWM Generator 8 secondary trigger selected
	10110 = PWM Generator 9 secondary trigger selected
	10110 = Reserved
	10111 = PWM Generator 1 current-limit ADC trigger
	11000 = PWW Generator 2 current-limit ADC trigger
	11010 = PWW Generator 4 current limit ADC trigger
	11011 = PWM Generator 5 current-limit ADC trigger
	11100 = PWM Generator 6 current-limit ADC trigger
	11101 = PWM Generator 7 current-limit ADC trigger
	11110 = PWM Generator 8 current-limit ADC trigger
	11111 = Timer2 period match

Section 44. High-Speed 10-Bit ADC

Register 44-1	2: ADCPC6: A	A/D Convert Pa	air Control Re	egister 6						
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	—	—	—	—	—	—			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
IRQEN12	PEND12	SWTRG12		1010 0	TRGSRC12<4:0:	>	1010 0			
bit 7	1 END 12	01111012					bit 0			
Legend:										
R = Readable	e bit	W = Writable	bit	U = Unimple	emented bit, read	as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkı	nown			
bit 15-8	Unimplemer	ted: Read as '	0'							
bit 7	IRQEN12: In	terrupt Reques	t Enable 12 bi	t						
	1 = Enable IF 0 = IRQ is no	RQ generation v	when requeste	ed conversion	of channels AN2	5 and AN24 is	completed			
bit 6	PEND12: Pe	nding Conversi	on Status 12 b	bit						
	1 = Conversi	1 = Conversion of channels AN25 and AN24 is pending; set when selected trigger is asserted								
	0 = Conversi	on is complete								
bit 5	SWTRG12: Software Trigger 12 bit									
	1 = Start cor PEND12	nversion of AN bit is set	25 and AN24	. This bit is a	automatically clea	red by hardw	vare when the			
	0 = Conversi	on is not started	b							
bit 4-0	TRGSRC12<4:0>: Trigger 12 Source Selection bits									
	Selects trigger source for conversion of analog channels AN25 and AN24.									
	00000 = No conversion enabled 00001 = Individual software trigger selected									
	00010 = Global software trigger selected									
	00011 = PWM Special Event Trigger selected									
	00100 = PW	M Generator 1	primary trigge	r selected						
	00101 = PW	M Generator 2	primary trigge	r selected						
	00110 = PWM Generator 3 primary trigger selected 00111 = PWM Generator 4 primary trigger selected									
	01000 = PWM Generator 5 primary trigger selected									
	01001 = PWM Generator 6 primary trigger selected									
	01010 = PWM Generator 7 primary trigger selected									
	01011 = PVVM Generator 8 primary trigger selected 01100 = Timer1 period match									
	01100 = Limeri period match 01101 = Reserved									
	01110 = PWM Generator 1 secondary trigger selected									
	01111 = PWM Generator 2 secondary trigger selected									
	10000 = PWM Generator 3 secondary trigger selected									
	10001 = PWM Generator 4 secondary trigger selected									
	10010 = PW	10010 = PWM Generator 5 secondary trigger selected								
	10100 = PW	10100 = PWM Generator 7 secondary trigger selected								
	10101 = PW	M Generator 8	secondary trig	ger selected						
	10110 = PW	M Generator 9	secondary trig	ger selected						
	10111 = PW	M Generator 1	current-limit A	DC trigger						
	11000 = PW	M Generator 3	current-limit A	DC trigger						
	11010 = PW	M Generator 4	current-limit A	DC trigger						
	11011 = PW	M Generator 5	current-limit A	DC trigger						
	11100 = PW	M Generator 6	current-limit A	DC trigger						
	11101 = PW	M Generator 7	current-limit A	DC trigger						
	11110 = PW	IVI Generator 8	current-limit A	DC trigger						
	TTTTT - 1000	erz penoù malo	11							

44.3 ADC CONFIGURATION

44.3.1 ADC Clock Selection

The input clock source for the ADC module can be selected from the Auxiliary clock generator (ACLK) or the output of the Primary PLL (FVCO).

44.3.1.1 AUXILIARY CLOCK GENERATOR AS INPUT CLOCK FOR THE ADC MODULE

The Primary Oscillator Clock (POSCCLK) and Internal FRC Clock (FRCCLK) can be used with an auxiliary PLL to obtain the Auxiliary Clock (ACLK). The auxiliary PLL has a fixed 16x multiplication factor.

The Auxiliary Clock Control (ACLKCON) register selects the reference clock and enables the auxiliary PLL and output dividers for obtaining the necessary auxiliary clock. Equation 44-1 gives the relationship between the Reference Clock (REFCLK) input frequency and the Auxiliary Clock (ACLK) frequency.

Equation 44-1:

$$4CLK = (REFCLK * M)/N$$

Where,

- *REFCLK* = Internal FRC clock frequency (7.37 MHz), if the internal FRC is selected as the clock source.
- *REFCLK* = Primary Oscillator Clock frequency (POSCCLK), if the primary oscillator is selected as the clock source.

M = 16, if the auxiliary PLL is enabled by setting the ENAPLL (ACLKCON<15>) bit.

- M = 1, if the auxiliary PLL is disabled.
- N = Postscaler ratio selected by the Auxiliary Postscaler (APSTSCLR<2:0>) bits in the Auxiliary Clock Control (ACLKCON<2:0>) register.

The auxiliary clock for the ADC module can be derived from the system clock when the device is running in the primary PLL mode. Equation 44-2 gives the relationship between Primary PLL Clock (PLLCLK) frequency and Auxiliary Clock (ACLK) frequency.

Equation 44-2:

$$ACLK = (PLLCLK)/N$$

Where,

N = Postscaler ratio selected by the Auxiliary Postscaler (APSTSCLR<2:0>) bits in the Auxiliary Clock Control (ACLKCON<2:0>) register.

Note: Some devices require that the primary PLL be configured to operate at a maximum of 30 MIPS or less if the primary PLL is selected as the clock source for the auxiliary clock. Check the device data sheet if this requirement applies to a particular device.

44.3.1.2 OUTPUT OF PRIMARY PLL (FVCO) AS INPUT CLOCK FOR THE ADC MODULE

The OSCCON register selects the Reference Clock (REFCLK) input frequency and enables the primary PLL. The PLLFBD register selects the PLL feedback divider while the CLKDIV register selects the PLL prescaler to generate the Primary PLL Clock (FVCO)

Equation 44-3:

$$FVCO = REFCLK * (M/N1)$$

Where,

- *REFCLK* = Internal FRC clock frequency (7.37 MHz) if the internal FRC is selected as the clock source.
 REFCLK = Primary Oscillator Clock frequency (POSCCLK), if the primary oscillator is selected as the clock source.
- M = PLL Feedback Divider selection from the PLLFBD register (PLLDIV<8:0>).
- *N*1 = PLL Phase Detector Input Divider Select bits from the CLKDIV register (PLLPRE<4:0>).

Refer to **Section 42. "Oscillator (Part IV)"** (DS70307) for more information on configuring the Auxiliary clock generator.





Figure 44-3 shows the logic for ADC clock generation. The block diagram shows two ADC clock sources for the High-Speed 10-Bit ADC module. The input clock to the High-Speed 10-Bit ADC module is selected using the Enable The Slow Clock Divider (SLOWCLK) bit in the A/D Control Register (ADCON<12>) register.

- When SLOWCLK = 0, the primary PLL is chosen as the input clock to the High-Speed 10-Bit ADC module.
- When SLOWCLK = 1, the auxiliary clock is chosen as the input clock to the High-Speed 10-Bit ADC module.

The clock divider ratio is controlled by the ADC Conversion Clock Select (ADCS<2:0>) bits in the ADC Control (ADCON<2:0>) register. See Register 44-1 for more details on clock divider bit settings.

Note: The ADC clock period (TAD) should be within a range as specified in the "Electrical Characteristics" section of the device data sheet.

44.3.1.3 CONFIGURING ANALOG PORT PINS

The Analog/Digital Pin Configuration (ADPCFG and ADCPCFG2) and Port I/O Data Direction (TRISx) registers control the operation of the analog input pins. Refer to **Section 10. "I/O Ports"** (DS70193), for more information on the port I/O registers.

To configure a port pin as an analog input:

- 1. Clear the Pin Configuration bit (PCFGn = 0) in the ADPCFG and ADPCFG2 registers.
- 2. Set the Port I/O Direction bit (TRISn = 1) in the TRISx register.
 - **Note 1:** When a port pin is configured as an analog input (PCFGn = 0), the Digital I/O Port register reads the pin as '0'.
 - 2: When a port pin is configured as a digital input (PCFGn = 1), the user application should apply digital input levels (VIL and VIH) only.

44.3.2 Selecting Output Data Format

The ADC result is available in two different numerical formats: Unsigned Integer and Unsigned Fraction (see Figure 44-4). The Data Output Format (FORM) bit in the ADC Control (ADCON<8>) register selects the output data format.





44.3.3 Enabling the High-Speed 10-Bit ADC Module

When the A/D Operating Mode (ADON) bit in the A/D Control Register (ADCON<15>) is set to '1', the module is in Active mode and is fully powered and functional. When the ADON bit is set to '0', the module is disabled. The digital and analog portions of the circuit are turned off for maximum current savings.

After enabling the High-Speed 10-Bit ADC module, the user application must wait for the analog stages to stabilize before starting the conversion. For the stabilization time, refer to the "Electrical Characteristics" section of the device data sheet.

```
Note: The ASYNCSAMP, SEQSAMP, ORDER, EIE, ADCS, SLOWCLK and FORM bits should not be modified while ADON = 1. This would lead to indeterminate results.
```

44.3.4 Voltage Reference

The High-Speed 10-Bit ADC module uses analog supply pins (AVDD and AVSS) as voltage reference pins. The positive reference voltage is AVDD (VREF+) and the negative reference voltage is AVSS (VREF-). Refer to the "Electrical Characteristics" section in the device data sheet for specific information on the maximum and minimum values of AVDD and AVSS.

Note: The High-Speed 10-Bit ADC module does not have external reference voltage pins.

44.4 ADC CONVERSION

44.4.1 Basic Sample and Conversion Sequence

The analog-to-digital conversion is a three step process. Figure 44-5 illustrates each step of the process for an even numbered analog input that uses the shared (even) S&H circuit available on the dual SAR converter.

- 1. **Sample Time:** The analog multiplexer selects an analog input. The selected input is connected to the shared S&H circuit.
- 2. **Hold Time:** The shared S&H circuit is disconnected from the analog multiplexer. It now holds the analog input for a conversion.
- 3. **Conversion Time:** The analog input stored in the S&H circuit is converted to equivalent digital bits.



Figure 44-5: Sample and Conversion Sequence

44.4.1.1 SAMPLE TIME

During the sampling time, the selected analog input is connected to the S&H circuit capacitor. There is a minimum sample time to ensure that the S&H circuit provides the desired accuracy for the analog-to-digital conversion (refer to **44.10 "Transfer Function for 10-Bit ADC"**).

The following sampling modes are used in the High-Speed 10-Bit ADC module:

- Asynchronous Sampling Mode: In this mode, when not performing a conversion, the dedicated S&H circuit continuously samples the analog input. On a pair conversion request, the sampling process is terminated and the S&H circuit enters a hold state.
- Synchronous Sampling Mode: In this mode, the shared S&H circuit samples the analog input only on an ADC pair conversion request. The sampling time is 2 TAD clock cycles, where TAD is the ADC clock period.

44.4.1.2 CONVERSION TIME

During the conversion time, the stored voltage in the selected S&H circuit is converted to equivalent digital bits. The conversion time is 14 TAD clock cycles.

44.4.2 Analog Input Pair

The High-Speed 10-Bit ADC module converts analog inputs in pairs. The 26 analog inputs available on the ADC module are grouped into seven analog input pairs. The analog input pair is a combination of an even and odd numbered analog input, such as AN0 and AN1, AN2 and AN3 and so on (see Figure 44-7). The technique of using pairs is particularly useful in power conversion applications that require voltage and current measurement for each PWM control loop.

Each of the first four analog input pairs in both single and dual SAR device has a dedicated S&H circuit to sample the even numbered analog input. For example, the dedicated S&H circuit (SH0) samples AN0, as shown in Figure 44-1. On a conversion request, the dedicated S&H circuit allows the corresponding analog input to be sampled without any latency (zero latency). For example, in the boost circuit (see Figure 44-6), the dedicated S&H circuit enables the peak inductor current measurement with zero latency. Any latency in sampling would lead to an incorrect result.



Figure 44-6: Power Conversion Application Example

44.4.2.1 ADC INPUT PAIR CONTROL REGISTERS

The High-Speed 10-Bit ADC module has up to four ADC Pair Control registers (ADCPC0, ADCPC1, ADCPC2, ADCPC3, ADCPC4, ADCPC5 and ADCPC6) that support all seven of the analog input pairs. These registers support each analog input pair using the following control bits:

- Trigger Source Select (TRGSRCx<4:0>) bits: These bits select a trigger source for an analog input pair.
- Software Trigger (SWTRGx) bit: This bit generates conversion request for an analog input pair in software.
- Interrupt Request Enable (IRQENx) bit: This bit enables an analog input pair to generate a common ADC interrupt.
- Conversion Pending Status (PENDx) bit: This bit indicates that a conversion is requested but has not yet finished.

44

44.4.2.2 ADC TRIGGER SOURCE

Each analog input pair receives a separate conversion request. The analog input pairs are triggered independently for conversion. An analog pair can be triggered by using any of the following sources:

- Individual software trigger
- · Global software triggers
- PWM Special Event Trigger
- PWM generator 'n' primary trigger (where n = 1 through 8)
- PWM generator 'n' secondary trigger (where n = 1 through 9)
- PWM generator 'n' current limit trigger (where n = 1 through 8)
- Timer1 period match
- Timer2 period match

The trigger source is configured by the Trigger Source Selection (TRGSRCx<4:0>) bits in the ADC Pair Control (ADCPCx) registers (see Register 44-6). If multiple analog input pairs are triggered at the same time, the conversion requests are prioritized. The Analog Input Pair 0 (AN0 and AN1) has the highest priority and the Analog Input Pair 12 (AN24 and AN25) has the lowest priority.

44.4.2.2.1 Software Trigger for Individual Pairs

Each ADC input pair can select an individual software trigger as a trigger source via the TRGSRCx<4:0> bits. After selecting the trigger source, the Software Trigger (SWTRGx) bit in the A/D Convert Pair Control Register (ADCPCx), when set, can generate a conversion request for the Analog Input Pair 'x'. The SWTRGx bit is automatically cleared when the request is captured by the High-Speed 10-Bit ADC module.

44.4.2.2.2 Global Software Trigger

Each ADC input pair can select the global software trigger as a trigger source via the TRGSRCx<4:0> bits. After selecting the trigger source, the Global Software Trigger (GSWTRG) bit in the ADC control register (ADCON<10>), when set, can generate the conversion request for the selected analog input pairs. The GSWTRG bit is automatically cleared when the request is captured by the High-Speed 10-Bit ADC module.





44.4.2.3 RESULT REGISTER

Each analog input uses a dedicated result register to store the converted result. For example, AN0 conversion results are always stored in the ADCBUF0 register and AN1 conversion results are always stored in the ADCBUF1 register.

44

44.4.2.4 INDIVIDUAL ADC PAIR INTERRUPT

The High-Speed 10-Bit ADC module also provides individual interrupt outputs, one for each analog input pair. When an analog input pair is converted, the following occurs:

- · The associated ADC pair interrupt flag (ADCPxIF) is set.
- If the ADC pair interrupt (ADCPxIE) is enabled, the ADC pair conversion interrupt is generated.

Refer to **Section 41. "Interrupts (Part IV)"** (DS70300) for more information on interrupt control and status bits.

The analog input pair also uses an associated Pending Conversion Status (PENDx) bit to indicate that a conversion is requested but has not yet finished. The PENDx bit is set when a trigger request for conversion is received and it is automatically cleared after the conversion is completed. Refer to 44.5 "Sample and Conversion Sequence for Single SAR ADC" and 44.6 "Sample and Conversion Sequence for Dual SAR ADC", for more information on interrupt timings.

Note: The PENDx bit is set based on the ADC clock. If the PENDx bit is to be used to determine the completion of conversion, poll the PENDx bit until it is set. This indicates that the conversion trigger has been issued. Poll the PENDx bit again until the bit gets cleared, indicating that the conversion is complete.

44.4.2.5 COMMON ADC INTERRUPT

The High-Speed 10-Bit ADC module can generate a common ADC interrupt request (ADIF) for multiple analog input pairs instead of generating an individual ADC pair interrupt (ADCPxIF). The common interrupt request can be generated by setting the Interrupt Request (IRQENx) bit in the ADC pair control register (ADCPcx). The common ADC interrupt is useful for applications that use a common software routine to process ADC interrupts for multiple analog input pairs. Refer to **44.8 "Common ADC Interrupt"**, for more information on handling common ADC interrupts.

44.5 SAMPLE AND CONVERSION SEQUENCE FOR SINGLE SAR ADC

This section illustrates the sample and conversion sequence for the single SAR ADC module in various bit configurations. The sample and conversion sequence is controlled by the following control bits:

- ASYNCSAMP (ADCON<4>): Asynchronous Sampling Select bit
- SEQSAMP(ADCON<5>): Sequential Sampling Select bit
- ORDER (ADCON<6>): Conversion Order Select bit

Note: The SEQSAMP and ORDER bits have no effect on the dual SAR ADC operation.

44.5.1 Dedicated Sample and Hold (S&H)

The sampling techniques for the dedicated S&H circuit are selected using the ASYNCSAMP (ADCON<4>) bit.

44.5.1.1 ASYNCHRONOUS SAMPLING MODE

In this mode (ASYNCSAMP = 1), when not performing a conversion, the dedicated S&H circuit continuously samples the analog input. On a pair conversion request, the sampling process is terminated and the S&H circuit enters a hold state, thereby providing zero latency. The zero latency enables the dedicated S&H circuit to capture transitory information at a specific time instance. The user application must allow at least the minimum sampling time between each end of conversion and the new conversion request.

44.5.1.2 SYNCHRONOUS SAMPLING MODE

In this mode (ASYNCSAMP = 0), a pair conversion request is synchronized to the ADC clock domain (TAD) and it is prioritized with other requests. The sampling latency in synchronous sampling mode for various conditions are as follows:

- If a pair conversion request is generated when the High-Speed 10-Bit ADC module is idle, the corresponding dedicated S&H circuit samples the analog input in 2-3 TAD clock cycles.
- If a pair conversion request is generated when the High-Speed 10-Bit ADC module is busy, it has to wait for the High-Speed 10-Bit ADC module to become idle. When the High-Speed 10-Bit ADC module becomes idle, the dedicated S&H circuit for the selected analog input pair samples the analog input.
- If a multiple pair conversion request is generated simultaneously, the conversion requests are prioritized. Therefore, the conversion request having the highest priority is processed first and the lower priority requests will be processed in the order of their priority.

Note: The ASYNCSAMP bit affects the dedicated S&H circuit only and has no effect on the shared S&H circuit.

44.5.2 Shared Sample and Hold (S&H)

The sampling technique for the Shared S&H circuit is selected using the SEQSAMP (ADCON<5>) bit.

44.5.2.1 SEQUENTIAL SAMPLING MODE

In this mode (SEQSAMP = 1), the shared S&H circuit samples the analog inputs just before the conversion.

44.5.2.2 SIMULTANEOUS SAMPLING MODE

In this mode (SEQSAMP = 0), the shared S&H circuit samples the analog input pair along with the dedicated S&H circuit. The even numbered analog input is sampled by the dedicated S&H circuit and the odd numbered input is sampled by the shared S&H circuit.

Note: The SYNCSAMP bit affects the shared S&H circuit only and has no effect on the dedicated S&H circuit. Any pairs with both inputs on the shared S&H circuit will always be sampled sequentially and the SEQSAMP bit has no effect.

44

44.5.3 Conversion Order

If the normal order (ORDER = 0) is selected, the even numbered analog input is converted first, and then the odd numbered analog input is converted. If reversed order (ORDER = 1) is selected, the odd numbered analog input is converted first, and then the even numbered analog input is converted.

44.5.4 Sample Conversion Timing Diagrams of Single SAR ADC

In the single SAR ADC module, an analog input pair can be sampled either by both the dedicated and the shared S&H circuit or by the shared S&H circuit alone (see Figure 44-2).

Table 44-1 lists the sample conversion sequence for the analog input pairs that use the dedicated S&H circuit for even numbered analog inputs and the shared S&H circuit for odd numbered analog inputs.

ASYNCSAMP	SEQSAMP	ORDER	Sample Conversion Sequence	See Figure
0	0	0	Synchronous and Simultaneous Sampling (normal order)	44-8
0	0	1	Synchronous and Simultaneous Sampling (reverse order)	44-9
0	1	0	Synchronous and Sequential Sampling (normal order)	44-10
0	1	1	Synchronous and Sequential Sampling (reverse order)	44-11
1	0	0	Asynchronous and Simultaneous Sampling (normal order)	44-12
1	0	1	Asynchronous and Simultaneous Sampling (reverse order)	44-13
1	1	0	Asynchronous and Sequential Sampling (normal order)	44-14
1	1	1	Asynchronous and Sequential Sampling (reverse order)	44-15

 Table 44-1:
 Sample Conversion Sequence

Table 44-2 lists the sample conversion sequence for different bit settings for analog input pairs that use the shared S&H circuit for both analog inputs.

 Table 44-2:
 Sample Conversion Sequence

ASYNCSAMP	SEQSAMP	ORDER	Sample Conversion Sequence	See Figure
x	x	0	Synchronous Sampling (normal order)	44-16
x	x	1	Synchronous Sampling (reverse order)	44-17



Figure 44-8: Synchronous and Simultaneous Sampling (Normal Order)



Figure 44-9: Synchronous and Simultaneous Sampling (Reverse Order)

© 2009 Microchip Technology Inc.



Figure 44-10: Synchronous and Sequential Sampling (Normal Order)

- 4: The odd numbered analog input is sampled by the shared S&H circuit. The sampling time is 2 TAD clock cycles.
- 5: The odd numbered analog input captured in the shared S&H circuit is converted to equivalent digital counts. If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after the second conversion.







4: The odd numbered analog input captured in the shared S&H circuit is converted to equivalent digital counts. If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after the second conversion.



Figure 44-12: Asynchronous and Simultaneous Sampling (Normal Order)



44

High-Speed 10-Bit ADC



(ASYNCSAMP = 1, SEQSAMP = 1, ORDER = 1) Pair Conversion Request Even Input (Dedicated S&H) Odd Input (Shared S&H)

Figure 44-15: Asynchronous and Sequential Sampling (Reverse Order)

- **Note 1:** In Asynchronous Sampling mode, the even numbered analog input is continuously sampled by the dedicated S&H circuit. On an ADC pair conversion request, the sampling process is terminated instantaneously. The ADC pair conversion request from the CPU clock domain is synchronized with the ADC clock. The synchronization delay is about 2-3 TAD clock cycles.
 - 2: After the synchronization delay has elapsed, the odd numbered analog input is sampled by the shared S&H circuit. The sampling time is 2 TAD clock cycles.
 - 3: The odd numbered analog input captured in the shared S&H circuit is converted to equivalent digital counts. If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after the first conversion.
 - 4: The even numbered analog input captured in the dedicated S&H circuit is converted to equivalent digital counts. If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after the second conversion.



early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after the second conversion.

Figure 44-16: Synchronous Sampling (Normal Order)





44.5.4.1 SIMULTANEOUS CONVERSION REQUESTS

This section describes the behavior of the High-Speed 10-Bit ADC module when multiple analog input pairs request conversion simultaneously. If multiple analog input pairs receive a conversion request at the same time, the conversion requests are prioritized. Analog Input Pair 0 has the highest priority and Analog Input Pair 12 has the lowest priority.

Figure 44-18 shows the sample conversion timing sequence when two analog input pairs, for example, Analog Input Pair 0 (AN1, AN0) and Analog Input Pair 1 (AN3, AN2) are triggered at the same time and are configured for Synchronous Sampling mode.



	(ASYNCSAMP = 0, SEQSAMP = 0, ORDER = 0)												
ADC Pair 0 Request —	^												
AN0 (SH0)	S	С											
AN1													
(Shared S&H)	S	Н	С										
ADC Pair 1 Request —	▲ 												
AN2													
(SH1)				S	C								
AN3													
(Shared S&H)				S	Н	С							
				45									
Note 1: F	or Analog Input	Pair 0 and Pair 1,	the conversion reque	est is generate	ed at the same ti	me. The ADC pair conv	ersion						

ote 1: For Analog Input Pair 0 and Pair 1, the conversion request is generated at the same time. The ADC pair conversion request from the CPU clock domain is synchronized with the ADC clock. The synchronization delay is about 2-3 TAD clock cycles.

- 2: After the synchronization delay has elapsed, AN0 and AN1 are sampled simultaneously. AN0 is sampled by the dedicated S&H circuit (SH0) and AN1 is sampled by the shared S&H circuit. The sampling time is 2 TAD clock cycles.
- 3: The analog input (AN0) captured in the dedicated S&H (SH0) circuit is converted first, and then the analog input (AN1) captured in the shared S&H circuit is converted.
- 4: AN2 and AN3 are sampled simultaneously. AN2 is sampled by the dedicated S&H circuit (SH1), and AN3 is sampled by the shared S&H circuit. The sampling time is 2 TAD clock cycles.
- 5: The analog input (AN2) captured in the dedicated S&H circuit (SH1) is converted first, and then the analog input (AN3) captured in the shared S&H circuit is converted.

Figure 44-19 shows the sample conversion timing sequence when two Analog Input Pairs [for example, Analog Input Pair 0 (AN1, AN0) and Analog Input Pair 1 (AN3, AN2)] are triggered at the same time and are configured for Asynchronous Sampling mode. The analog inputs (AN0 and AN2) use the corresponding dedicated S&H circuit and the analog inputs (AN1 and AN3) use the shared S&H circuit for sampling.

		(AS	SYNCSAMP = 1, SEQS	SAMP = 0, ORDER = 0))			
ADC Pair #0 Request								
AN0 (SH0)	S	Н	С				S	
AN1 (Shared S&H)	 	S	Н	С				
			I					+)
ADC Pair #1 Request –		.			 			<u> </u>
AN2 (SH1)	S		Н			С		S
AN3			1 					
(Shared S&H)			۱ 		S	Н	С	
	1	2	3		46			
Note 1:	For Ana continuo process with the	log In ously s is term ADC o	put Pair 0 and Pair 1, ampled by the respecti ninated instantaneously clock. The synchronizat	the conversion requence we dedicated S&H cir . The ADC pair conver ion delay is about 2-3	est is gene cuit. On ar sion reque TAD clock	erated at the sa n ADC pair conv st from the CPU o cycles.	me time. AN0 and AN ersion request, the sar clock domain is synchro	11 are mpling onized
2:	After the clock cy	synch	ronization delay has el	apsed, AN1 is sample	d by the sł	nared S&H circui	t. The sampling time is	2 Tad
3:	The ana (AN1) ca	log inp aptured	out (AN0) captured in t d in shared S&H circuit	he dedicated S&H (S is converted.	H0) circuit	is converted firs	st, and then the analog	j input
4:	AN3 is s	ample	d by the shared S&H ci	ircuit. The sampling tir	ne is 2 TAD	clock cycles.		
5:	The ana (AN3) ca	log inp aptured	out (AN2) captured in t d in shared S&H circuit	he dedicated S&H (S is converted.	H1) circuit	is converted firs	st, and then the analog	j input

Figure 44-19: Asynchronous and Simultaneous Sampling Mode (Normal Order)

DS70321C-page 44-41

44.6 SAMPLE AND CONVERSION SEQUENCE FOR DUAL SAR ADC

In the dual SAR ADC module, an analog input pair can be sampled either by the dedicated S&H circuit and shared (odd) S&H circuit or by the shared (even) S&H circuit and shared (odd) S&H circuit (see Figure 44-1).

Note: The SEQSAMP and ORDER bits have no effect on the High-Speed 10-Bit ADC module with dual SARs.

Table 44-3 lists the sample conversion sequence for different bit settings for the analog input pairs that use the dedicated S&H circuit for even numbered analog inputs and the shared (odd) S&H circuit for odd numbered analog inputs.

ASYNCSAMP	SEQSAMP	ORDER	Sample Conversion Sequence	See Figure
0	x	x	Synchronous Sampling and Parallel Conversion	44-20
1	x	x	Asynchronous Sampling and Parallel Conversion	44-21

Table 44-3: Sample Conversion Sequence

Table 44-4 lists the sample conversion sequence for different bit settings for the analog input pairs that use the shared (even) S&H circuit for even numbered analog inputs and the shared (odd) S&H circuit for odd numbered analog inputs.

Table 44-4: Sample Conversion Sequence

ASYNCSAMP	SEQSAMP	ORDER	Sample Conversion Sequence	See Figure
x	x	x	Synchronous Sampling and Parallel Conversion	44-22





- Note 1: The ADC pair conversion request is generated by the CPU clock domain. To start sampling, it is synchronized with the ADC clock. The synchronization delay is about 2-3 TAD clock cycles.
 - 2: After the synchronization delay has elapsed, the even and odd numbered analog inputs are sampled simultaneously. The even numbered analog input is sampled by the dedicated S&H circuit, and the odd numbered analog input is sampled by the shared (odd) S&H circuit. The sampling time is 2 TAD clock cycles.
 - **3:** The even numbered analog input captured in the dedicated S&H circuit is converted to equivalent digital counts by the even SAR. The odd numbered analog input captured in the shared (odd) S&H circuit is converted to equivalent digital counts by the odd SAR.
 - 4: If the early interrupt is selected (EIE = 1), the ADC pair conversion interrupt is generated after 7 TAD clock cycles.
 - 5: If the early interrupt is not selected (EIE = 0), the ADC pair conversion interrupt is generated after completing the conversion.



Figure 44-21: Asynchronous Sampling and Parallel Conversion





44.7 ADC INTERRUPT

44.7.1 Individual ADC Interrupt

The High-Speed 10-Bit ADC module provides individual interrupt outputs, one for each analog input pair. Example 44-1 shows the code sequence that configures the High-Speed ADC module and generates an individual pair interrupt for Analog Input Pair 0 and Input Pair 1.

Example 44-1 shows the code sequence that configures the High-Speed 10-Bit ADC module and generates an individual pair interrupt.

Example 44-1: Individual ADC Pair Interrupt

```
ADCONbits.FORM = 1; // Output in Integer Format
ADCONbits.EIE = 1; // Enable Early Interrupt
ADCONbits.ORDER = 0; // Normal Order of conversion
ADCONbits.SEQSAMP = 0; // Simultaneous sampling
ADCONbits.ASYNCSAMP = 1; // Asynchronous sampling
ADCONbits.SLOWCLK = 0; // High Frequency Clock input
ADCONbits.ADCS = 5; // Clock divider selection
ADCPC0bits.TRGSRC0=0b00100; // PWM Generator 1 Primary Trigger Selected
ADCPC0bits.TRGSRC1=0b00101; // PWM Generator 2 Primary Trigger Selected
ADPCFGbits.PCFG0 = 0; // AN0 is configured as analog input
ADPCFGbits.PCFG1 = 0; // AN1 is configured as analog input
ADPCFGbits.PCFG2 = 0; // AN2 is configured as analog input
ADPCFGbits.PCFG3 = 0; // AN3 is configured as analog input
IPC27bits.ADCP0IP = 0x01; // Set ADC Pair 0 Interrupt Priority (Level 1)
IFS6bits.ADCP0IF = 0; // Clear ADC Pair 0 Interrupt Flag
IEC6bits.ADCP0IE = 1; // Enable ADC Pair 0 Interrupt
IPC27bits.ADCP1IP = 0x02; // Set ADC Pair 1 Interrupt Priority (Level 2)
IFS6bits.ADCP1IF = 0; // Clear ADC Pair 1 Interrupt Flag
IEC6bits.ADCP1IE = 1; // Enable ADC Pair 1 Interrupt
ADCONbits.ADON = 1; // Enable ADC module
/* Example code for ADC Pair 0 ISR*/
void attribute ((interrupt, no auto psv)) ADCP0Interrupt (void)
/* Interrupt Service Routine code goes here */
IFS6bits.ADPC0IF = 0; // Clear ADC Pair 0 Interrupt Flag
}
/* Example code for ADC Pair 1 ISR*/
void attribute ((interrupt, no auto psv)) ADCP1Interrupt (void)
/* Interrupt Service Routine code goes here */
IFS6bits.ADPC1IF = 0; // Clear ADC Pair 1 Interrupt Flag
```

44.8 COMMON ADC INTERRUPT

The High-Speed 10-Bit ADC module can generate a common ADC interrupt (ADIF) for multiple analog input pairs instead of generating an individual ADC pair interrupt (ADCPxIF) for each pair (see Figure 44-23). An analog input pair can generate the common interrupt by setting the interrupt request (IRQENx) bit in the ADC pair control register (ADCPCx<15>). The common ADC interrupt is useful for applications that use a common software routine to process ADC interrupts for multiple analog input pairs.

Figure 44-23: Common ADC Interrupt



When the CPU receives a common ADC interrupt request, it does not know which ADC input pair has caused the request. To identify the analog pair that caused the request, software uses a unique offset that is generated in response to an active conversion pair request. In the ADC interrupt routine, the software can read the ADC Base (ADBASE) register that provides the sum of the contents of the ADBASE register and the offset based on the specific pair that causes the interrupt. Table 44-5 lists the offset values for different analog input pairs.

Analog Input Pair	Offset	ADBASE Value					
Analog Input Pair 0	0	ADBASE + 0					
Analog Input Pair 1	4	ADBASE + 4					
Analog Input Pair 2	8	ADBASE + 8					
Analog Input Pair 3	12	ADBASE + 12					
Analog Input Pair 4	16	ADBASE + 16					
Analog Input Pair 5	20	ADBASE + 20					
Analog Input Pair 6	24	ADBASE + 24					
Analog Input Pair 7	28	ADBASE + 28					
Analog Input Pair 8	32	ADBASE + 32					
Analog Input Pair 9	36	ADBASE + 36					
Analog Input Pair 10	40	ADBASE + 40					
Analog Input Pair 11	44	ADBASE + 44					
Analog Input Pair 12	48	ADBASE + 48					

 Table 44-5:
 Offset Value for Different ADC Pair Conversion Request

The user application typically loads the ADBASE register with the base address of a jump table or the base address of an array of function pointers:

- A jump table in program memory contains branch instructions to branch to the appropriate pair handler. The offset value of '4' reserves two instruction words per entry in the jump table.
- An array of function pointers in data memory can be initialized with the appropriate pair handler. The user application can use the ADBASE register value to call the specific pair handler. The offset value of '4' allows a 24-bit function pointer.

In the common ADC Interrupt Service Routine, the value in the ADBASE register is used along with either a jump table or an array of function pointers to execute the specific pair handler. The user application must clear the ADC interrupt (ADIF) flag first, and then it should clear the specific pair data ready (PxRDY) flag that causes the ADC interrupt.

Note:	The individual ADC pair interrupt sets the associated ADC pair data ready (PxRDY)
	bit in the ADC Status (ADSTAT) register.

Example 44-2 shows the code sequence that configures the High-Speed 10-Bit ADC module and generates a common ADC interrupt.

Example 44-2: Common ADC Interrupt

```
#define CONVERSION PAIRS 2
void ConvPair0Handler (void); // Declare the pair conversion handlers
void ConvPair1Handler (void);
void (*jumpTable[CONVERSION PAIRS * 2 -1])(void);
main()
{
jumpTable[0] = &ConvPair0Handler; /* Set up the jump table*/
jumpTable[2] = &ConvPair1Handler;
ADCONDITS FORM = 1:
                           // Output in Integer Format
                          // Enable Early Interrupt
ADCONbits.EIE = 1;
ADCONbits.ORDER = 0; // Normal Order of conversion
ADCONbits.SEQSAMP = 0; // Simultaneous sampling
ADCONbits.ASYNCSAMP = 1; // Asynchronous sampling
ADCONbits.SLOWCLK = 0; // High Frequency Clock input
                          // Clock divider selection
ADCONbits.ADCS = 5;
ADCPC0bits.TRGSRC0=0b00100;// PWM Generator 1 Primary Trigger Selected
ADCPC0bits.IRQEN0=1; // Enable common ADC Interrupt for Pair 0
ADCPC0bits.TRGSRC1=0b00101;// PWM Generator 2 Primary Trigger Selected
ADCPC0bits.IRQEN1=1; // Enable common ADC Interrupt for Pair 1
ADPCFGbits.PCFG0 = 0; // AN0 is configured as analog input
ADPCFGbits.PCFG1 = 0; // AN1 is configured as analog input
ADPCFGbits.PCFG2 = 0; // AN2 is configured as analog input
ADPCFGbits.PCFG3 = 0; // AN3 is configured as analog input
IPC3bits.ADIP = 0x01; // Set Common ADC Interrupt Priority Level (Level 1)
IFSObits.ADIF = 0; // Clear ADC Pair 0 Interrupt Flag
IECObits.ADIE = 1; // Enable ADC Pair 0 Interrupt
ADCONbits.ADON = 1; // Enable ADC module
While(1);
}
/* Example code for ADC ISR*/
void attribute ((interrupt, no auto psv)) ADCInterrupt (void)
{
IFSObits.ADIF = 0; // Clear ADC Pair 0 Interrupt Flag
( (void (*)()) *((int *)ADBASE))(); // Call the corresponding handler
ļ
void ConvPair0Handler (void)
{
   int an0, an1;
   an0 = ADCBUF0;
                          // Read AN0 conversion result
                           // Read AN1 conversion result
   an1 = ADCBUF1;
   ADSTATbits.PORDY = 0; // Clear the ADSTAT bits
}
void ConvPair1Handler (void)
{
   int an2, an3;
   an2 = ADCBUF2;
                          // Read AN2 conversion result
   an3 = ADCBUF3;
                           // Read AN3 conversion result
   ADSTATbits.P1RDY = 0; // Clear the ADSTAT bits
```

44.9 OPERATION DURING SLEEP AND IDLE MODES

44.9.1 ADC Operation During CPU Sleep Mode

When the device enters Sleep mode, all clock sources to the High-Speed 10-Bit ADC module are shut down and stay at logic '0'. If the device enters Sleep mode in the middle of a conversion, the conversion is aborted. The converter does not resume a partially completed conversion on exiting from Sleep mode.

44.9.2 ADC Operation During CPU Idle Mode

When the device enters Idle mode, the system clock sources remain functional and the CPU stops code execution. The ADC Stop-in Idle (ADSIDL bit) in the ADC Control register (ADCON<13>) determines whether the module stops its operation in Idle mode, or continues to operate in Idle mode.

If ADSIDL = 0, the module continues to operate in Idle mode, providing full functionality. If enabled, the ADC interrupt wakes up the device from Idle mode, and the following occurs:

- If the assigned priority for the interrupt is less than or equal to the current CPU priority, the device wakes up and continues code execution from the instruction following the PWRSAV instruction that initiated Sleep mode.
- If the assigned priority level for the interrupt source is greater than the current CPU priority, the device wakes up and the CPU exception process begins. Code execution continues from the first instruction of the ADC ISR.

If ADSIDL = 1, the module stops its operation in Idle mode. If the device enters Idle mode in the middle of a conversion, the conversion is aborted. The converter will not resume a partially completed conversion on exiting from Idle mode.

44.10 TRANSFER FUNCTION FOR 10-BIT ADC

The ideal transfer function of the High-Speed 10-Bit ADC module is shown in Figure 44-24. The difference of the input voltages, (VINH – VINL), is compared to the reference, (VREFH – VREFL).

- The first code transition (A) occurs when the input voltage is (VREFH VREFL/2048) or 0.5 LSb.
- The 00 0000 0001 code is centered at (VREFH VREFL/1024) or 1.0 LSb (B).
- The 10 0000 code is centered at (512 (VREFH VREFL)/1024) (C).
- An input voltage less than (1 (VREFH VREFL)/2048) converts as 00 0000 (D).
- An input greater than (2045 (VREFH VREFL)/2048) converts as 11 1111 (E).





44.11 REGISTER MAP

The following table lists the special function registers, including their addresses and formats. All unimplemented registers and/or bits within a register are read as '0'.

Table 44-6: High-Speed 10-bit ADC Register Map

SFR Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCON	ADON	_	ADSIDL	SLOWCLK	_	GSWTRG	—	FORM	EIE	ORDER	SEQSAMP	ASYNCSAMP	—	ADCS<2:0>		>	0003
ADPCFG	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
ADPCFG2	—	—	—	—	—	—	—	—	PCFG23	PCFG22	PCFG21	PCFG20	PCFG19	PCFG18	PCFG17	PCFG16	0000
ADSTAT	—	—	—	P12RDY	P11RDY	P10RDY	P9RDY	P8RDY	P7RDY	P6RDY	P5RDY	P4RDY	P3RDY	P2RDY	P1RDY	P0RDY	0000
ADBASE							A	DBASE<1	5:1>							_	0000
ADCPC0	IRQEN1	PEND1	SWTRG1		TR	GSRC1<4:0>	•		IRQEN0	PEND0	SWTRG0		TRGS	SRC0<4:0>			0000
ADCPC1	IRQEN3	PEND3	SWTRG3		TR	GSRC3<4:0>	•		IRQEN2	PEND2	SWTRG2		TRGS	SRC2<4:0>			0000
ADCPC2	IRQEN5	PEND5	SWTRG5		TR	GSRC5<4:0>	•		IRQEN4	PEND4	SWTRG4		TRGS	SRC4<4:0>			0000
ADCPC3	IRQEN7	PEND7	SWTRG7		TR	GSRC7<4:0>	•		IRQEN6	PEND6	SWTRG6		TRGS	SRC6<4:0>			0000
ADCPC4	IRQEN9	PEND9	SWTRG9		TR	GSRC9<4:0>	•		IRQEN8	PEND8	SWTRG8	TRGSRC8<4:0>				0000	
ADCPC5	IRQEN11	PEND11	SWTRG11		TRO	GSRC11<4:0	>		IRQEN10	PEND10	SWTRG10) TRGSRC10<4:0>				0000	
ADCPC6	_	_	_	_	_	_	_	_	IRQEN12	PEND12	SWTRG12		TRGS	RC12<4:0>	•		0000
ADCBUF0	ADC Data Buffer 0 xxx												xxxx				
ADCBUF1								ADC Da	ata Buffer 1								xxxx
ADCBUF2								ADC Da	ata Buffer 2								xxxx
ADCBUF3								ADC Da	ata Buffer 3								xxxx
ADCBUF4								ADC Da	ata Buffer 4								xxxx
ADCBUF5								ADC Da	ata Buffer 5								xxxx
ADCBUF6								ADC Da	ata Buffer 6								xxxx
ADCBUF7								ADC Da	ata Buffer 7								xxxx
ADCBUF8								ADC Da	ata Buffer 8								xxxx
ADCBUF9								ADC Da	ata Buffer 9								xxxx
ADCBUF10								ADC Dat	ta Buffer 10								xxxx
ADCBUF11								ADC Da	ta Buffer 11								xxxx
ADCBUF12								ADC Dat	ta Buffer 12								xxxx
ADCBUF13								ADC Dat	ta Buffer 13								xxxx
ADCBUF14								ADC Dat	ta Buffer 14								xxxx
ADCBUF15								ADC Dat	ta Buffer 15								xxxx
ADCBUF16								ADC Dat	ta Buffer 16								xxxx
ADCBUF17								ADC Dat	ta Buffer 17								xxxx

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

Table 44-6:	High-Speed 10-bit AD	C Register Map	(Continued)
-------------	----------------------	----------------	-------------

SFR Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADCBUF18	ADC Data Buffer 18												xxxx				
ADCBUF19	ADC Data Buffer 19												xxxx				
ADCBUF20								ADC Dat	a Buffer 20								xxxx
ADCBUF21								ADC Dat	a Buffer 21								xxxx
ADCBUF22								ADC Dat	a Buffer 22								xxxx
ADCBUF23	ADC Data Buffer 23										xxxx						
ADCBUF24	ADC Data Buffer 24										xxxx						
ADCBUF25	ADC Data Buffer 25										xxxx						

Legend: x = unknown value on Reset, - = unimplemented, read as '0'. Reset values are shown in hexadecimal.

44.12 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33F product family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the High-Speed 10-Bit ADC module are:

Title

Application Note

No related application notes at this time.

Note: Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33F family of devices.

44.13 REVISION HISTORY

Revision A (January 2008)

This is the initial release of this document.

Revision B (July 2008)

This revision incorporates the following updates:

- Figures:
 - Updated the analog input channel AN6 in Figure 44-2, from being an input to the dedicated Sample and Hold (S&H) circuit to being an input to the shared Sample and Hold (S&H) circuit.
 - Updated the incorrect result buffer numbers as ADCBUF0 and ADCBUF1 (see Figure 44-7).
 - Updated the incorrect result buffer numbers in Figure 44-7. Replaced ADCBUF13 with ADCBUF0 and ADCBUF14 with ADCBUF1.
- Notes:
 - Added a note on the behavior of the PENDx bit (ADCPCx<14>) in 44.4.2.4 "Individual ADC Pair Interrupt".
 - Added a note for configuring the auxiliary clock (see 44.3.1 "ADC Clock Selection").
- Registers:
 - Updated the incorrect bit descriptions for all bits in ADBASE: A/D Base Register (see Register 44-3)
 - Updated the bit descriptions for bit 15 and bit 7 in the following registers: Register 44-6, Register 44-7 and Register 44-8.
 - Updated the bit description for bit 7 in Register 44-9.
- Sections:
 - Updated the conversion time as 14 TAD clock cycles in 44.4.1.2 "Conversion Time".
- Tables:
 - Corrected the ADCON reset value as 0003 in the High-Speed 10-bit ADC Register Map table (see Table 44-6).
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.

Revision C (February 2009)

This revision has been updated in support of additional ADC and PWM channels. These updates are reflected in the following areas:

- Figures:
 - Figure 44-1: "High-Speed 10-Bit ADC with Two SAR Converters"
 - Figure 44-2: "High-Speed 10-Bit ADC with One SAR Converter"
 - Figure 44-3: "ADC Clock Generation"
 - Figure 44-5: "Sample and Conversion Sequence"
 - Figure 44-7: "Controlling the Analog Input Pair"
 - Figure 44-23: "Common ADC Interrupt"
- Registers:
 - Added the ADCPCFG2 register (see Register 44-5)
 - Added the ADCPC4 register (see Register 44-10)
 - Added the ADCPC5 register (see Register 44-11)
 - Added the ADCPC6 register (see Register 44-12)
 - Updated definitions for SLOWCLK (bit 12) and ADCS (bits 2-0) in the ADCON register (see Register 44-1)
 - Updated the ADSTAT register by adding PxRDY bit definitions (see Register 44-2)
 - Updated the ADPCFG register by adding PCFGx bit definitions (see Register 44-4)

44

Revision C (February 2009) (Continued)

- Registers (Continued)
 - Updated trigger source details in the ADCPC0, ADCPC1, ADCPC2 and ADCPC3 registers (see Register 44-6, Register 44-7, Register 44-8 and Register 44-9)
 - Added IRQEN7, PEND7, SWTRG7, and TRGSRC7<4:0> bit definitions to the ADCPC3 register (see Register 44-9)
- · Sections:
 - Major updates were made to the text in section 44.3.1 "ADC Clock Selection"
- · Tables:
 - Added details for Analog Input Pair 7 through Pair 12 (see Table 44-5)
 - Updated the register map to reflect new bits and registers (see Table 44-6)
- Additional minor corrections such as language and formatting updates are incorporated throughout the document.