

# Section 28. Parallel Master Port (PMP)

# HIGHLIGHTS

This section of the manual contains the following major topics:

28.1	Introduction	
28.2	Control Registers	
28.3	Slave Port Modes	
28.4	Master Port Modes	
28.5	Direct Memory Access (DMA) Support	
28.6	Application Examples	
28.7	Operation in Power-Saving Modes	
28.8	Register Maps	
28.9	Related Application Notes	
28.10	Revision History	

28

**Note:** This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33E/PIC24E devices.

Please consult the note at the beginning of the "**Parallel Master Port (PMP)**" chapter in the current device data sheet to check whether this document supports the device you are using.


Device data sheets and family reference manual sections are available for download from the Microchip worldwide web site at: http://www.microchip.com


# 28.1 INTRODUCTION

The Parallel Master Port (PMP) is a parallel communication module specifically designed to communicate with a wide variety of parallel devices such as communications peripherals, LCDs, external memory devices and microcontrollers. The PMP module is highly configurable to accommodate the various interface requirements of parallel peripherals.

Key features of the module include:

- Eight data lines
- Up to 16 programmable address lines
- Up to two Chip Select lines
- Programmable strobe options:
  - Individual read and write strobes, or
  - Read/Write strobe with enable strobe
- Address auto-increment/auto-decrement
- Programmable address/data multiplexing
- Programmable polarity on control signals
- · Legacy Parallel Slave Port (PSP) support
- Enhanced parallel slave support:
  - Address support
  - 4-byte deep auto-incrementing buffer
- Programmable wait states





# 28.2 CONTROL REGISTERS

The following registers are used to control the operation of the PMP module:

#### • PMCON: Parallel Master Port Control Register

This register contains the bits that control much of the module's basic functionality. The PMPEN bit is used to reset, enable or disable the PMP module. When the module is disabled, all associated I/O pins revert to their designated I/O function. In addition, any read/write operations, active or pending, are stopped and the BUSY bit is cleared. The data within the module registers including PMSTAT is retained. Thus, the module can be disabled after a reception, and the last received data and status will still be available for processing. When the module is enabled, all buffer control logic will be reset along with PMSTAT.

All other bits in the PMCON register control address multiplexing, enable various port control signals and select control signal polarity. These are discussed in detail in **28.4.1** "**Parallel Master Port Configuration Options**".

#### PMMODE: Parallel Master Port Mode Register

This register selects the Master/Slave mode and configures the operational modes of the PMP module. This register contains the universal status flag, BUSY, used in master modes to indicate that an operation by the module is in progress.

For more details on using the PMMODE bits for configuring PMP operation, refer to **28.3 "Slave Port Modes"** and **28.4 "Master Port Modes**".

#### PMADDR: Parallel Master Port Address Register (Master modes only)<sup>(1)</sup>

Depending on the selected mode, this single register can have one of two functions.

In Master mode, the register functions as PMADDR, the Parallel Port Address register. This register contains the address that the outgoing data is to be written to, as well as the chip select control bits for addressing parallel slave devices.

In Slave mode, the register functions as PMDOUT1 and acts as a buffer for outgoing data. Its operation is described in **28.3.2** "**Buffered Parallel Slave Port Mode**".

#### • PMDOUT1 Register: Parallel Master Port Data Output 1 Register

Refer to **PMADDR: Parallel Master Port Address Register (Master modes only)**<sup>(1)</sup> for details.

#### • PMDOUT2 Register: Parallel Master Port Data Output 2 Register

This register is used only in Slave mode for buffered output data and is used in the same manner as PMDOUT1.

#### • PMDIN1 and PMDIN2 Registers

The Parallel Master Port Data Input 1 and Data Input 2 registers are used to buffer incoming data. PMDIN1 is used by the PMP module in both Master and Slave modes.

In Slave mode, this register is used to hold data that is asynchronously clocked in. Its operation is described in **28.3.2** "Buffered Parallel Slave Port Mode".

In Master mode, PMDIN1 is the holding register for both incoming and outgoing data. Its operation in Master mode is described in **28.4.2** "Read Operation" and **28.4.3** "Write **Operation**". PMDIN2 is used only in Buffered Slave modes for incoming data. Its operation is similar to PMDIN1 in Buffered Slave modes.

#### PMAEN: Parallel Master Port Address Enable Register

This register controls the operation of address and chip select pins associated with the PMP module. Setting the PTEN bits allocates the corresponding device pins to the PMP module; clearing the PTEN bits allocates the pins to port I/O or other peripheral modules associated with the pins.

#### • PMSTAT: Parallel Master Port Status Register (Slave mode only)

This register contains status bits associated with buffered operating modes when the port is functioning as a slave port. This includes the overflow, underflow and full flag bits. These flags are discussed in detail in **28.3.2** "Buffered Parallel Slave Port Mode".

#### • PADCFG1: Pad Configuration Control Register

The PADCFG1 controls which digital input buffer is used by the PMP module. The PMPTTL bit (PADCFG1<0>) allows the user to select between transistor-transistor logic (TTL) and Schmitt Trigger (ST) digital input buffers for greater compatibility with external circuits. PMPTTL = 0 is the default configuration and selects the ST buffers. Setting PMPTTL selects TTL input buffers. The PADCFG1 register is also described in **Section 29. "Real-Time Clock and Calendar (RTCC)"** (DS70584) in the *"dsPIC33E/PIC24E Family Reference Manual"*.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN	_	PSIDL	ADRM	UX<1:0>	PTBEEN	PTWREN	PTRDEN			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
CSF	<1:0>	ALP <sup>(1)</sup>	CS2P <sup>(1)</sup>	CS1P <sup>(2)</sup>	BEP	WRSP	RDSP			
oit 7							bit 0			
_egend:										
R = Readabl		W = Writable I	bit	•	nented bit, read					
n = Value at	Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15		rallel Master Por	t Enable bit							
		dule is enabled dule is disabled,	no off-chin ac	coss performe	4					
bit 14		nted: Read as '(	-	cess performed	<b>_</b>					
bit 13	•									
	PSIDL: Stop in Idle Mode bit									
	<ol> <li>Discontinue module operation when device enters Idle mode</li> <li>Continue module operation in Idle mode</li> </ol>									
oit 12-11	ADRMUX<1	:0>: Address/Da	ta Multiplexing	g Selection bits						
	11 = Reserved									
		10 = All 16 bits of address are multiplexed on PMD<7:0> pins								
	01 = Lower eight bits of address are multiplexed on PMD<7:0> pins, upper eight bits are on PMA<15:8> 00 = Address and data appear on separate pins									
oit 10			-	-	۵)					
<i><i>m</i>(10</i>	<b>PTBEEN:</b> Byte Enable Port Enable bit (16-bit Master mode) 1 = PMBE port is enabled									
	1 = PMBE port is enabled 0 = PMBE port is disabled									
oit 9	PTWREN: W	Vrite Enable Stro	be Port Enabl	e bit						
		PMENB port is e	habled							
	• • • • • • • • • • •	PMENB port is di								
oit 8			sabled	oit						
bit 8	<b>PTRDEN:</b> Re 1 = PMRD/P	PMENB port is di ead/Write Strobe	sabled Port Enable I abled	pit						
	<b>PTRDEN:</b> R( 1 = PMRD/ <u>P</u> 0 = PMRD/P	PMENB port is di ead/Write Strobe MWR port is ena MWR port is dis	sabled Port Enable I abled abled	Dit						
bit 8 bit 7-6	<b>PTRDEN:</b> R( 1 = PMRD/ <u>P</u> 0 = PMRD/P	PMENB port is di ead/Write Strobe MWR port is ena MWR port is dis Chip Select Fund	sabled Port Enable I abled abled	bit						
	PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1	PMENB port is di ead/Write Strobe <u>MWR</u> port is ena MWR port is dis Chip Select Func ed I and PMCS2 fur	sabled Port Enable I abled abled tion bits nction as chip	select						
	PTRDEN: R 1 = PMRD/P 0 = PMRD/P CSF<1:0>: 0 11 = Reserve 10 = PMCS1 01 = PMCS2	PMENB port is di ead/Write Strobe MWR port is ena MWR port is dis Chip Select Func ed	sabled Port Enable I abled abled tion bits nction as chip ip select, PMC	select CS1 functions a		4				
bit 7-6	PTRDEN: R( 1 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS1 00 = PMCS1 ALP: Address	PMENB port is di ead/Write Strobe <u>MWR</u> port is ena MWR port is dis Chip Select Func- ed 1 and PMCS2 func- s Latch Polarity	sabled Port Enable I abled abled tion bits nction as chip ip select, PMC nction as addr bit <sup>(1)</sup>	select CS1 functions a		4				
bit 7-6	PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF<1:0>: 0 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-hi	PMENB port is di ead/Write Strobe MWR port is ena MWR port is dis Chip Select Func ed I and PMCS2 functions as ch I and PMCS2 functions as ch	sabled Port Enable I abled abled tion bits nction as chip ip select, PMC nction as addr bit <sup>(1)</sup> <u>PMALH</u> )	select CS1 functions a		4				
bit 7-6 bit 5	PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-hi 0 = Active-lo	PMENB port is di ead/Write Strobe MWR port is ena MWR port is dis Chip Select Func ed 1 and PMCS2 functions as ch 1 and PMCS2 functions as Latch Polarity gh (PMALL and	sabled Port Enable I abled abled tion bits nction as chip ip select, PMC nction as addr bit <sup>(1)</sup> PMALH) PMALH)	select CS1 functions a		4				
	PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-hi 0 = Active-lo	PMENB port is di ead/Write Strobe MWR port is end MWR port is dis Chip Select Func- ed I and PMCS2 func- s Latch Polarity gh (PMALL and F Select 1 Polarity gh (PMCS2)	sabled Port Enable I abled abled tion bits nction as chip ip select, PMC nction as addr bit <sup>(1)</sup> PMALH) PMALH)	select CS1 functions a		4				
bit 7-6 Dit 5	PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS1 00 = PMCS1 ALP: Address 1 = Active-hi 0 = Active-lo CS2P: Chip 1 = Active-lo	PMENB port is di ead/Write Strobe MWR port is end MWR port is dis Chip Select Func- ed I and PMCS2 func- s Latch Polarity gh (PMALL and F Select 1 Polarity gh (PMCS2)	sabled Port Enable I abled abled tion bits nction as chip ip select, PMC nction as addr bit <sup>(1)</sup> PMALH) PMALH) bit <sup>(1)</sup>	select CS1 functions a		4				
bit 7-6 bit 5 bit 4	PTRDEN: Re 1 = PMRD/P 0 = PMRD/P CSF<1:0>: C 11 = Reserve 10 = PMCS1 01 = PMCS2 00 = PMCS1 ALP: Address 1 = Active-hi 0 = Active-lo CS2P: Chip 1 = Active-lo CS1P: Chip 1 = Active-hi 1 = Active-hi	PMENB port is dis ead/Write Strobe MWR port is ena MWR port is dis Chip Select Func- ed 1 and PMCS2 func- s Latch Polarity gh (PMALL and w (PMALL and F Select 1 Polarity gh (PMCS2) w (PMCS2)	sabled Port Enable I abled abled tion bits nction as chip ip select, PMC nction as addr bit <sup>(1)</sup> PMALH) bit <sup>(1)</sup> bit <sup>(1)</sup>	select CS1 functions a		4				

Register 28-1:	PMCON: Parallel Master Port Control Register
----------------	--

Note 1: These bits have no effect when their corresponding pins are used as address lines.

**2:** PMCS1 applies to Master mode and PMCS applies to Slave mode.

Register 28-1:	PMCON: Parallel Master Port Control Register (Continued)
----------------	--

bit 2	<b>BEP:</b> Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Read strobe active-high (PMWR) 0 = Read strobe active-low (PMWR)
	For Master Mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave Modes and Master Mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD) For Mode 4 (PMMODE (0)?
	For Master Mode 1 (PMMODE<9:8> = 11):
	1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

- **Note 1:** These bits have no effect when their corresponding pins are used as address lines.
  - 2: PMCS1 applies to Master mode and PMCS applies to Slave mode.

R-0	R/W-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUSY	IRQM<1:0>	INC	M<1:0>	MODE16	MODE	<1:0>				
bit 15	·	•				bit 8				
R/W-0	R/W-0 R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WAIT	B<1:0> <sup>(1,2)</sup>	WAIT	M<3:0>		WAITE<	1:0> <b>(1,2)</b>				
bit 7						bit (				
Legend:										
R = Readab	ble bit W = Writable	bit	U = Unimple	mented bit, read	as '0'					
-n = Value a	at Reset '1' = Bit is set		'0' = Bit is cle		x = Bit is unkn	own				
bit 15	BUSY: Busy bit (Master mo	de only)								
	1 = Port is busy									
	0 = Port is not busy									
bit 14-13	IRQM<1:0>: Interrupt Requ	est Mode bits								
	11 = Interrupt generated wh		er 3 is read or V	Vrite Buffer 3 is w	ritten (Buffered	d PSP mode)				
	or on a read/write operation when PMA<1:0> = 11 (Addressable PSP mode only) 10 = Reserved									
	01 = Interrupt generated at the end of the read/write cycle									
	00 = No Interrupt generated									
bit 12-11	INCM<1:0>: Increment Mode bits									
	11 = PSP read and write buffers auto-increment (Legacy PSP mode only)									
		10 = Decrement ADDR by 1 every read/write cycle								
	01 = Increment ADDR by 1 every read/write cycle 00 = No increment or decrement of address									
bit 10	MODE16: 8/16-bit Mode bit		33							
	1 = 16-bit mode: data regist	or ic 16 hite o	road/write to th	o data registar i	wakas two 8 h	it transfore				
	0 = 8-bit mode: data regist			-						
bit 9-8	MODE<1:0>: Parallel Port N									
	11 = Master Mode 1 (PMCS			MRE PMAZYO	and PMD-7	0~)				
	10 = Master Mode 2 (PMCS					0-)				
	01 = Enhanced PSP, contro					)>)				
	00 = Legacy Parallel Slave									
bit 7-6	WAITB<1:0>: Data Setup to	Read/Write/A	Address Phase	Wait State Config	guration bits <sup>(1,2</sup>	2)				
	11 = Data wait of 4 Tcy (demultiplexed/multiplexed); address phase of 4 Tcy (multiplexed)									
	10 = Data wait of 3 TCY (demultiplexed/multiplexed); address phase of 3 TCY (multiplexed)									
	01 = Data wait of 2 TCY (demultiplexed/multiplexed); address phase of 2 TCY (multiplexed)									
	00 = Data wait of 1 Tcy (der	-		-	CY (multiplexe	d)				
bit 5-2	WAITM<3:0>: Read to Byte		e Wait State Co	onfiguration bits						
	1111 = Wait of additional 15	5 TCY								
	•									
	•	•								
	0001 = Wait of additional 1 Tcy									
	0000 = No additional Wait o	• • •		·						
bit 1-0	WAITE<1:0>: Data Hold Aft	er Strobe Wait	t State Configur	ration bits <sup>(1,2)</sup>						
	11 = Wait of 4 TCY									
	10 = Wait of 3 TCY 01 = Wait of 2 TCY									
	01 = Wait of 2 TCY 00 = Wait of 1 TCY									
	The applied Wait state depends 28.4.1.8 "Wait States" for more		ata and addres	s are multiplexed	l or demultiple>	ked. See				
4	wait States IOI MORE	annonnation.								

2: WAITB<1:0> and WAITE<1:0> bits are ignored whenever WAITM<3:0> = 0000.

# dsPIC33E/PIC24E Family Reference Manual

•				•				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
CS2	CS1	ADDR<13:8>						
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			ADD	R<7:0>				
bit 7							bit (	
Legend:								
R = Readabl	le bit	W = Writable I	bit	U = Unimplem	nented bit, rea	ad as '0'		
-n = Value at	t Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown		
	1 = Chip Sel	7:6> = 10  or  01: lect 2 is active lect 2 is inactive						
		7:6> = 11 or 00: as ADDR<15>.						
bit 14	•							
bit 13-0	Bit functions	7:6> = 11 or 0x: as ADDR<14>. >: Destination A	ddress bits					

	<i>w</i>
Register 28-3:	PMADDR: Parallel Master Port Address Register (Master modes only) <sup>(1)</sup>

**Note 1:** In Enhanced Slave mode, PMADDR functions as PMDOUT1, one of the two data buffer registers.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8		
bit 15							bit 8		
r									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0		
bit 7							bit 0		
Legend:									
R = Readable	e bit	W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at	Reset	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown			
bit 15	PTEN15: PMCS2 Strobe Enable bit								
		inctions as eith		or PMCS2					
	0 = PMA15 fu	inctions as port	: I/O						
bit 14	PTEN14: PM	CS1 Strobe En	able bit						
	1 = PMA14 functions as either PMA<14> or PMCS1								
	0 = PMA14 fu	inctions as port	: I/O						
bit 13-2	PTEN<13:2>	: PMP Address	Port Enable b	oits					
	1 = PMA<13:	2> function as I	PMP address	lines					
	0 = PMA<13:	2> function as	oort I/O						
bit 1-0	PTEN<1:0>:	PMALH/PMALI	Strobe Enab	le bits					

Register 28-4:	PMAEN: Parallel Master Port Address Enable Register
----------------	---

1 = PMA1 and PMA0 function as either PMA<1:0> or PMALH and PMALL

0 = PMA1 and PMA0 function as port I/O

28

# dsPIC33E/PIC24E Family Reference Manual

0				0	.,		
R-0	R/W-0 HS	U-0	U-0	R-0	R-0	R-0	R-0
IBF	IBOV		—	IB3F	IB2F	IB1F	IB0F
bit 15							bit 8
_				_	_	_	_
R-1	R/W-0 HS	U-0	U-0	R-1	R-1	R-1	R-1
OBE	OBUF			OB3E	OB2E	OB1E	OB0E
bit 7							bit C
Legend:		HS = Hardwa	re Set	HC = Hardwar	e Cleared		
R = Readab	ole bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'	
-n = Value a	t Reset	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 14 bit 13-12	0 = Some or a <b>IBOV:</b> Input B 1 = A write at 0 = No overflo	Buffer Overflow tempt to a full in	le input buffer Status bit nput byte regis	n registers are err ster occurred (m		in software)	
bit 11-8	1 = Input buff	uffer x Status F er contains data er does not cor	a that has not	been read (read ad data	ling buffer will c	lear this bit)	
bit 7	1 = All readat	Buffer Empty S ble output buffe all of the readal	r registers are	empty er registers are	full		
bit 6	OBUF: Output	it Buffer Underf curred from an	low Status bit	byte register (m		in software)	
bit 5-4	Unimplemen	ted: Read as 'd	)'				
bit 3-0	OBxE: Outpu	t Buffer x Statu	s Empty bit				
				the buffer will cle ot been transmitt			

## Register 28-5: PMSTAT: Parallel Master Port Status Register (Slave mode only)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_		—	—	—	—	—	—	
bit 15		-				•	bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—		—	—	—	—	RTSECSEL	PMPTTL	
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit			bit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			0' = Bit is cleared $x = Bit is unknown$					

#### Register 28-6: PADCFG1: Pad Configuration Control Register

bit 15-2 Unimplemented: Read as '0'

bit 1 Not used by the PMP module. (Refer to the specific device data sheet for a description of this bit.)

bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit

1 = PMP module uses TTL input buffers

0 = PMP module uses Schmitt Trigger input buffers

28

# 28.3 SLAVE PORT MODES

In Slave mode, the PMP module provides an 8-bit data bus and all the necessary control signals to operate as a slave parallel device. It is configurable for operation in Legacy, Buffered, and Addressable modes. Slave mode provides several options for a flexible interface:

- 8-bit data bus
- Two address lines (Addressable mode only)
- Three control lines (read, write and Chip Select)
- Selectable polarity on all control lines

To use the PMP as a slave, the module must be enabled (PMPEN = 1) and set to one of the two possible Slave modes (PMMODE<9:8> = 01 or 00).

Note: For all control lines (and PMA<1:0> in Addressable PSP mode), the corresponding control bits in the PMCON and PMAEN registers must be configured for parallel port operation. See 28.4.1.2 "Port Pin Control" for more details.

## 28.3.1 Legacy Mode

In Legacy mode (PMMODE<9:8> = 00 and PMMODE<12:11> = 11), the module is configured as a Parallel Slave Port (PSP) with the associated enable module pins dedicated to the module. In this mode, an external device, such as another controller or microprocessor, can asynchronously read and write data using the 8-bit data bus (PMD<7:0>), the read (PMRD), write (PMWR), and chip select (PMCSx) inputs.

**Note:** PMCS1 is used as the chip select input in all Slave modes. PMCS2 is used only in Master mode.





Figure 28-2: Parallel Master/Slave Connection Example

28.3.1.1 WRITE TO SLAVE PORT

When chip select is active and a write strobe occurs (PMCS1 = 1 and PMWR = 1), the data from PMD<7:0> is captured into the lower eight bits of the PMDIN1 register (PMDIN1<7:0>). The PMPIF and IBF flag bits are set when the write ends.

The timing for the control signals in Write mode is shown in Figure 28-3. The polarity of the control signals is configurable.








When chip select is active and a read strobe occurs (PMCS1 = 1 and PMRD = 1), the data from the lower eight bits of the PMDOUT1 register (PMDOUT1<7:0>) is presented onto PMD<7:0>. The data in PMDOUT1<7:0> is read out, and the Output Buffer Empty flag, OBE, is set. If the user writes new data to PMDOUT1<7:0> to clear OBE, the data is immediately read out; however, OBE is not cleared.

The timing for the control signals in Read mode is shown in Figure 28-4.

Figure 28-4: Parallel Slave Port Read Waveforms



#### 28.3.1.3 INTERRUPT OPERATION


When either the PMCS1 or PMRD lines are detected high, the port pins return to the input state and the PMPIF bit in the interrupt control module is set. The user application should wait for PMPIF to be set before servicing the module. When the PMPIF is set, the IBF and OBE bits can be polled and the appropriate action taken.

# 28.3.2 Buffered Parallel Slave Port Mode

Buffered Parallel Slave Port mode is functionally identical to the Legacy Parallel Slave Port mode with an exception of the implementation of 4-level read and write buffers. Buffered PSP mode is enabled by setting the INCM<1:0> bits (PMMODE<12:11>) to '11'.

When the Buffered mode is active, the module uses the PMDIN1 and PMDIN2 registers as write buffers, and the PMDOUT1 and PMDOUT2 registers as read buffers. Each register is split into two single-byte buffer registers, producing separate read and write buffers that are each four bytes deep. Buffers are numbered 0-3, starting with the lower byte of PMDIN1 or PMDOUT1 and progressing upward through the high byte of PMDIN2 or PMDOUT2.





# 28.3.2.1 READ FROM SLAVE PORT

For Read operations, the bytes are sent out sequentially, starting with Buffer 0 (PMDOUT1<7:0>) and ending with Buffer 3 (PMDOUT2<15:8>) for every read strobe. The module maintains an internal pointer for tracking the buffer that is to be read.

Each buffer has a corresponding read Status bit, OBxE, in the PMSTAT register. This bit is cleared when a buffer contains data that is not written to the bus, and is set when data is written to the bus. If the current buffer location being read from is empty, a buffer underflow is generated, and the Buffer Underflow Flag bit, OBUF (PMSTAT<6>), is set. When all four OBxE status bits are set, the OBE bit is also set.

# 28.3.2.2 WRITE TO SLAVE PORT

For write operations, the data must be stored sequentially, starting with Buffer 0 (PMDIN1<7:0>) and ending with Buffer 3 (PMDIN2<15:8>). For read operations, the PMP module maintains an internal pointer to the buffer that is to be written next.

The input buffers have their own write Status bits, IBnF. The bit is set when the buffer contains unread incoming data, and cleared when the data has been read. The flag bit is set on the write strobe. If a write occurs on a buffer when its associated IBnF bit is set, the Input Buffer Overflow flag IBOV, is set; any incoming data in the buffer is lost. If all 4 IBnF flags are set, the Input Buffer Full Flag (IBF) is set.

#### 28.3.2.3 INTERRUPT OPERATION


In Buffered Slave mode, the module can be configured to generate an interrupt on every read/write strobe (IRQM<1:0> = 01). It can also be configured to generate an interrupt on a read from Read Buffer 3 or a write to Write Buffer 3 (IRQM<1:0> = 11), which is essentially an interrupt every fourth read/write strobe. When interrupting every fourth byte for input data, all input buffer registers should be read to clear the IBxF flags. If these flags are not cleared, an overflow condition can occur. The PMSTAT register provides status information on all buffers.

# 28.3.3 Addressable Parallel Slave Port Mode

In Addressable Parallel Slave Port mode, the module is configured with two extra inputs, PMA<1:0>. This makes the 4-byte buffer space directly addressable as fixed pairs of read and write buffers. The Addressable PSP mode is enabled by setting the MODE<1:0> (PMMODE<9:8>) bits to '01'. For Buffered Legacy mode, data is output from PMDOUT1 and PMDOUT2 and is read in PMDIN1 and PMDIN2. Table 28-1 shows the address resolution for the incoming address to the input and output registers.

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)


Figure 28-6:	Parallel Master/Slave	Connection	Addressed	Buffer Example
riguic 20 0.		Connection	Addicoscu	



#### 28.3.3.1 READ FROM SLAVE PORT

When Chip Select is active and a read strobe occurs (PMCS1 = 1 and PMRD = 1), the data from one of the four output bytes is presented onto PMD<7:0>. The byte to read depends on the 2-bit address placed on PMA<1:0>. Table 28-1 shows the corresponding output registers and their associated address. When an output buffer is read, the corresponding OBxE bit is set. The OBE flag bit is set when all the buffers are empty. For any buffer that is already empty, OBxE = 1, the next read to that buffer will set the OBUF (PMSTAT<6>) flag.

Figure 28-7: Parallel Slave Port Read Waveforms



28


Port

# 28.3.3.2 WRITE TO SLAVE PORT

When chip select is active and a write strobe occurs (PMCS1 = 1 and PMWR = 1), the data from PMD<7:0> is captured into one of the four input buffer bytes. Which byte is written depends on the 2-bit address placed on PMA<1:0>. Table 28-1 shows the corresponding input registers and their associated address.

When an input buffer is written, the corresponding IBxF bit is set. The IBF flag bit is set when all the buffers are written. If any buffer is already written, IBxF = 1, the next write strobe to that buffer will generate an IBOV event and the byte will be discarded.





#### 28.3.3.3 INTERRUPT OPERATION

In Addressable PSP mode, the module can be configured to generate an interrupt on every read/write strobe. It can also be configured to generate an interrupt on any read from Read Buffer 3 or write to Write Buffer 3 (an interrupt will occur whenever a read/write occurs when the PMA<1:0> pins are '11').

# 28.4 MASTER PORT MODES

In Master modes, the PMP module provides an 8-bit data bus, up to 16 bits of address, and all the necessary control signals to operate a variety of external parallel devices, such as memory devices, peripherals and slave devices. To use the PMP as a master, the module must be enabled (PMPEN = 1) and the mode must be set to one of the two possible Master modes (PMMODE<9:8> = 10 or 11).

There are a variety of parallel devices, each with a corresponding control method. Consequently, the PMP module is designed to accommodate diverse configurations. This flexibility is supplied through the following features:

- 8-bit and 16-bit Data modes on an 8-bit data bus
- Configurable address/data multiplexing
- Up to two chip select lines
- Up to 16 selectable address lines
- · Address auto-increment and auto-decrement
- Selectable polarity on all control lines
- Configurable Wait states at different stages of the read/write cycle

# 28.4.1 Parallel Master Port Configuration Options

#### 28.4.1.1 CHIP SELECTS

Up to two chip select lines, PMCS1 and PMCS2, are available for the Master modes of the PMP. The two chip select lines are multiplexed with the Most Significant bits (MSbs) of the address bus (PMA<14> and PMA<15>). When a pin is configured as a chip select, it is not included in any address auto-increment/decrement. The function of the chip select signals is configured using the Chip Select Function bits, CSF<1:0> (PMCON <7:6>). The CS1 and CS2 bits must be set in PMADDR (PMADDR<15:14>) to enable the corresponding chip select.

## 28.4.1.2 PORT PIN CONTROL

The PTBEEN, PTWREN and PTRDEN bits (PMCON<10:8>), and the PTENx bits (PMAEN<15:0>) allow the user to conserve PMP pins for other functions, and allow flexibility to control the external address. When any one of these bits is set, the associated PMP function is present on its associated pin; when clear, the associated pin reverts to its defined I/O port function.

For the PMA<13:2> pins, setting the corresponding PTENx bit enables the pin as an address pin and drives the corresponding data contained in the PMADDR register. For the pins configured as chip select (PMCS1 or PMCS2) with PTEN14 or PTEN15 set, the chip select pins drive the inactive state (configured through the CSxP bits in PMCON) when a read/write operation is not being performed. For the pins configured as address latches, the PTEN0 and PTEN1 bits also control the PMALL and PMALH signals. When multiplexing is used, the associated address latch signals should be enabled.

#### 28.4.1.3 ADDRESS MULTIPLEXING

In either of the Master modes (MODE<1:0>), the user can configure the address bus to be multiplexed together with the data bus by using the ADRMUX<1:0> bits. There are three address multiplexing modes available. Typical pinout configurations for these modes are shown in Figure 28-9, Figure 28-10, and Figure 28-11.

In Demultiplexed mode (ADRMUX<1:0> = 00), data and address information are completely separated. Data bits are presented on PMD<7:0> and address bits are presented on PMA<15:0>. Without any additional Wait states enabled, a read/write operation takes one Tcy.


In Partially Multiplexed mode (ADRMUX<1:0> = 01), the lower eight bits of the address are multiplexed with the data pins on PMD<7:0>. The upper eight bits of the address are unaffected and are presented on PMA<15:8>. The PMA<0> pin is used as an address latch, and presents the Address Latch Low enable strobe (PMALL). The read and write sequences are extended by a complete CPU cycle, during which, the address is presented on the PMD<7:0> pins. This means that without any additional Wait states enabled, a read/write operation takes two TcY.

In Fully Multiplexed mode (ADRMUX<1:0> = 10), the entire 16 bits of the address are multiplexed with the data pins on PMD<7:0>. The PMA<0> and PMA<1> pins are used to present Address Latch Low (PMALL) enable and Address Latch High (PMALH) enable strobes, respectively.


The read and write sequences are extended by two complete CPU cycles. During the first cycle the lower eight bits of the address are presented on the PMD<7:0> pins with the PMALL strobe active. During the second cycle, the upper eight bits of the address are presented on the PMD<7:0> pins with the PMALH strobe active. In the event the upper address bits are configured as chip select pins, the corresponding address bits are automatically forced to '0'. Without any additional Wait states enabled, a read/write operation takes three TCY.

For sample timings of the different multiplexing modes, see 28.4.5 "Master Mode Timing".


Figure 28-9: Demultiplexed Addressing Mode (Separate Read and Write Strobes, Two Chip Selects)





#### Figure 28-10: Partially Multiplexed Addressing Mode (Separate Read and Write Strobes, Two Chip Selects)



#### Figure 28-11: Fully Multiplexed Addressing Mode (Separate Read and Write Strobes, Two Chip Selects)







#### 28.4.1.4 8-BIT AND 16-BIT DATA MODES

The PMP supports data width of both 8 and 16 bits. The data width is selected by the MODE16 bit (PMMODE<10>). The 16-bit operations are always handled in a multiplexed fashion, with the Least Significant Byte (LSB) of data being presented first because the data path into and out of the module is only eight bits wide.

#### 28.4.1.5 READ/WRITE CONTROL

The PMP module supports two distinct read/write signaling methods. In Master Mode 1, the read and write strobes are combined into a single control line, PMRD/PMWR; a second control line, PMENB, determines when a read/write action is to be performed. In Master Mode 2, separate read and write strobes (PMRD and PMWR) are supplied on separate pins. Chip selects and Byte Enable Control Strobe (PMBE) are optionally available in both modes.

#### 28.4.1.6 CONTROL LINE POLARITY

All control signals (PMRD, PMWR, PMBE, PMENB, PMAL, and PMCSx) can be individually configured for either positive or negative polarity. Configuration is controlled by separate bits in the PMCON register. Note that the polarity of control signals that share the same output pin (for example, PMWR and PMENB) is controlled by the same bit; the configuration depends on which Master Port mode is used. Additionally, the polarity of both PMALH and PMALL are controlled by a single bit.

#### 28.4.1.7 AUTO-INCREMENT/DECREMENT

When the module is operating in one of the Master modes, the INCM<1:0> bits (PMMODE<12:11>) control the behavior of the address value. The address can be made to automatically increment or decrement after each read and write operation. The address increments when each operation is completed and the BUSY bit goes to '0'. If the chip select signals are disabled and configured as address bits, the bits will participate in the increment and decrement operations; otherwise, the CS2 and CS1 bit values will be unaffected.

#### 28.4.1.8 WAIT STATES

In Master mode, the user has control over the duration of the read, write and address cycles, by configuring the module Wait states as multiples of TCY. Three portions of the cycle (the beginning, middle, and end) are configured using the corresponding WAITBx, WAITMx, and WAITEx bits in the PMMODE register.

The WAITB<1:0> bits (PMMODE<7:6>) set the number of Wait states at the beginning of the cycle. The Wait states are applied between data setup and the PMRD or PMWR strobes in Master Mode 2, or the PMENB strobe in Master Mode 1. In addition, when the address bus is multiplexed with the data bus ADRMUX<1:0> = 01 or 10 (PMCON<12:11>), the Wait states are also added to the length of each part of the address phase.

The four WAITMx bits (PMMODE<5:2>) set the number of Wait cycles for the PMRD or PMWR strobes in Master Mode 1, or for the PMENB strobe in Master Mode 2. When this Wait state setting is '0', WAITBx and WAITEx have no effect.

The two WAITEx bits (PMMODE<1:0>) set the number of Wait cycles for the data hold time after the PMRD or PMWR strobes in Master Mode 1, or after the PMENB strobe in Master Mode 2.

## 28.4.1.9 PIN FUNCTIONS BASED ON OPERATING MODE

Depending on the options selected, many of the physical pins of the PMP module can perform different functions in different Master modes. In some modes, certain pins may become available for device I/O or other device features. Table 28-2 summarizes the differences in control and address pin functions based on the selected Master mode, Address Multiplexing mode and the number of chip selects enabled. Table 28-3 lists how data and addressing are multiplexed in different data width and Address Multiplexing modes.

**Note:** For a PMP pin to function as a general I/O pin, its corresponding port control bit must also be configured correctly. See **28.4.1.2** "**Port Pin Control**" for more information.

#### Table 28-2: PMP Address and Control Pin Functions in all the Master Modes

	Pin Functions in Address Multiplexing Modes (ADRMUX<1:0>) and Chip Selects (CSF<1:0>)								
PMP Pin Name	Den	nultiplexed (	00)		Partial (01)			Full (10)	
	0 CS (00)	1 CS (01)	2 CS (10)	0 CS (00)	1 CS (01)	2 CS (10)	0 CS (00)	1 CS (01)	2 CS (10)
Master Mod	le 1 (Shared F	Read/Write St	robe), 8-bit a	nd 16-bit Da	ta Modes				
PMRD	PMRD/ PMWR	PMRD/ PMWR	PMRD/ PMWR	PMRD/ PMWR	PMRD/ PMWR	PMRD/ PMWR	PMRD/ PMWR	PMRD/ PMWR	PMRD/ PMWR
PMWR	PMENB	PMENB	PMENB	PMENB	PMENB	PMENB	PMENB	PMENB	PMENB
PMBE	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>
	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>
PMCS2	PMA15	PMCS2	PMCS2	PMA15	PMCS2	PMCS2	PMA15	PMCS2	PMCS2
PMCS1	PMA14	PMA14	PMCS1	PMA14	PMA14	PMCS1	PMA14	PMA14	PMCS1
PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	I/O	I/O	I/O
PMA<7:2>	PMA<7:2>	PMA<7:2>	PMA<7:2>	I/O	I/O	I/O	I/O	I/O	I/O
PMA1	PMA1	PMA1	PMA1	I/O	I/O	I/O	PMALH	PMALH	PMALH
PMA0	PMA0	PMA0	PMA0	PMALL	PMALL	PMALL	PMALL	PMALL	PMALL
Master Mod	le 2 (Separate	Read and W	(rite Strobes)	, 8-bit and 16	6-bit Data Mo	des			
PMRD	PMRD	PMRD	PMRD	PMRD	PMRD	PMRD	PMRD	PMRD	PMRD
PMWR	PMWR	PMWR	PMWR	PMWR	PMWR	PMWR	PMWR	PMWR	PMWR
PMBE	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>	I/O <sup>(1)</sup>
	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>	PMBE <sup>(2)</sup>
PMCS2	PMA15	PMCS2	PMCS2	PMA15	PMCS2	PMCS2	PMA15	PMCS2	PMCS2
PMCS1	PMA14	PMA14	PMCS1	PMA14	PMA14	PMCS1	PMA14	PMA14	PMCS1
PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	PMA<13:8>	I/O	I/O	I/O
PMA<7:2>	PMA<7:2>	PMA<7:2>	PMA<7:2>	I/O	I/O	I/O	I/O	I/O	I/O
PMA1	PMA1	PMA1	PMA1	I/O	I/O	I/O	PMALH	PMALH	PMALH
PMA0	PMA0	PMA0	PMA0	PMALL	PMALL	PMALL	PMALL	PMALL	PMALL

**Note 1:** 8-bit data modes only.

2: 16-bit data modes only.

	Pin Functions for PMD<7:0> in Address Multiplexing Modes (ADRMUX<1:0>) and Chip Selects (CSF<1:0>)										
PMP Data Mode (MODE16)	Demultiplexed (00)		Full (10)								
(	All Chip Select Options	<b>0 CS (</b> 00)	1 CS (01)	2 CS (10)	<b>0 CS (</b> 00)	1 CS (01)	2 CS (10)				
8-bit (0)	PMD<7:0>	PMA<7:0>, PMD<7:0>	PMA<7:0>, PMD<7:0>	PMA<7:0>, PMD<7:0>	PMA<7:0>, PMA<15:8>, PMD<7:0>	PMA<7:0>, PMA<14:8>, PMD<7:0>	PMA<7:0>, PMA<13:8>, PMD<7:0>				
16-bit (1)	PMD<7:0> PMD<15:8>	PMA<7:0>, PMD<7:0>, PMD<15:8>	PMA<7:0>, PMD<7:0>, PMD<15:8>	PMA<7:0>, PMD<7:0>, PMD<15:8>	PMD<7:0>,	PMA<7:0>, PMA<14:8>, PMD<7:0>, PMD<15:8>	PMA<7:0>, PMA<13:8>, PMD<7:0>, PMD<15:8>				

 Table 28-3:
 PMP Data Pin Functions for All Master Modes

# 28.4.2 Read Operation

To perform a read on the parallel port, the user application reads the low byte of the PMDIN1 register. This causes the PMP to output the desired values on the chip select lines and the address bus. Then, the read line (PMRD) is strobed and the read data is placed into the low byte of the PMDIN1 register.

If the 16-bit mode is enabled (MODE16 = 1), the read of the low byte for the PMDIN1 register will initiate two bus reads. The first read data byte is placed into the lower byte of the PMDIN1 register, and the second read data is placed into the upper byte of PMDIN1.

Note that the read data obtained from the PMDIN1 register is actually the read value from the previous read operation. Therefore, the first user application read will be a dummy read to initiate the first bus read and fill the read register. Also, the requested read value will not be ready until the BUSY bit is observed low. Thus, in a back-to-back read operation, the data read from the register will be the same for both reads. The next read of the register will yield the new value.

To summarize this section, perform two reads of the PMDIN1 register to read a random byte/word—the second read gives the actual data. To perform a sequential read: perform one dummy read, followed by the required number of actual reads of the PMDIN1 register.

# 28.4.3 Write Operation

To perform a write onto the parallel bus, the user writes to the low byte of the PMDIN1 register. This causes the module to first output the desired values on the chip select lines and the address bus. The lower byte of the data written into PMDIN1 register is placed onto the PMD<7:0> data bus. Then, the write line (PMWR) is strobed.

If the 16-bit mode is enabled (MODE16 = 1), the write to the low byte of the PMDIN1 register will initiate two bus writes. The first write will consist of the data contained in the lower byte of PMDIN1. The second write will contain the upper byte of PMDIN1.

# 28.4.4 Parallel Master Port Status

#### 28.4.4.1 THE BUSY BIT

In addition to the PMP interrupt, BUSY bit (PMMODE<15>) is provided to indicate the status of the module. This bit is only used in Master mode.

While any read/write operation is in progress, BUSY is set for all but the very last CPU cycle of the operation. In effect, if a single-cycle read/write operation is requested, BUSY is not active. This allows back-to-back transfers. It is only helpful if Wait states are enabled or multiplexed address/data is selected.

While the bit is set, any request by the user application to initiate a new operation will be ignored (i.e., writing or reading the lower byte of the PMDIN1 register will not initiate a read or a write). The user application needs to try again after the BUSY flag is cleared.

#### 28.4.4.2 INTERRUPTS

When the PMP module interrupt is enabled for Master mode, the module will interrupt on every completed read/write cycle. Otherwise, the BUSY bit is available to query the status of the module.

## 28.4.5 Master Mode Timing


This section provides timing examples that represent the common Master mode configuration options. These options vary from 8-bit to 16-bit data, fully demultiplexed to fully multiplexed addresses, as well as Wait states.


Figure 28-13: Read and Write Timing, 8-bit Data, Demultiplexed Address

System Clock		$\neg \Box \neg$	ŗ		ŗĻ			
PMCS2		<u> </u>	<u> </u>			<u> </u>	<u> </u>	1 1 
PMCS1			j				<u> </u>	· · · · · · · · · · · · · · · · · · ·
PMD<7:0> —	Ľ	Data	]		· ·	Data		 
PMA<13:0>	Address	· · ·	X	Address		· · ·	X	<u> </u>
PMWR						· · ·	, , ,	
PMRD	1	1 I I I	1				1	1 1
PMPIF	1 1 1		1 1 1			1 I 1 I	1 1 1	1
BUSY		i i					•	1


#### Figure 28-14: Read Timing, 8-bit Data, Partially Multiplexed Address

System Clock PMCS2					
PMCS1		<u> </u>			
PMD<7:0> —	1 1 1	Address<7:0>	Data	);	
PMA<13:8>		Address<13:8>	: : )	Address<	13:8>
PMWR			1 1 1 1 1 1	1 1	
PMRD	1				
PMALL	I	/ <u>`</u>	1 1 1 1 1 1	1	
PMPIF	1 1		· · · ·	Ĺ	
BUSY				1	


















#### Figure 28-18: Read Timing, 8-bit Data, Partially Multiplexed Address, Enable Strobe

## Figure 28-19: Write Timing, 8-bit Data, Partially Multiplexed Address, Enable Strobe

System Clock	
PMCS2	
PMCS1	
PMD<7:0> -	Address<7:0>) Data
PMA<13:8>	Address<13:8>
PMRD/PMWR	
PMENB	
PMALL	
PMPIF	
BUSY	

#### Figure 28-20: Read Timing, 8-bit Data, Fully Multiplexed 16-bit Address




System Clock		<u>]</u>					
PMCS2		· · · · · · · · · · · · · · · · · · ·					
PMCS1		<u> </u>	<u> </u>	  	<u> </u>		
PMD<7:0>		Address<7:0>	Address<13:	8> )	Data		<u>.</u>
PMWR						1 1	
PMRD		1 1 1 1		1	1 i	- - -	I
PMALL				1	1 I 1 I 1 I	1 1	
PMALH		1 i 1 I		1	1 1 1 1	1 1	
PMPIF					1 1 1 1	1 1	
BUSY	/.	<u> </u>		<u>'</u>	, , , , ,		


## Figure 28-21: Write Timing, 8-bit Data, Fully Multiplexed 16-bit Address

# Figure 28-22: Read Timing, 16-bit Data, Demultiplexed Address

System Clock	
PMCS2	
PMCS1	
PMD<7:0>	(_LSB)(_MSB)
PMA<13:0>	Address<13:0>
PMWR	
PMRD	
PMBE	
PMPIF	
BUSY	


Eiguro 20 22.	Write Timing	16 hit Data	Domultinlo	vad Addraga
Figure 28-23:	write mining,	10-DIL Dala,	Demultiple	xeu Auuress






#### Figure 28-24: Read Timing, 16-bit Multiplexed Data, Partially Multiplexed Address





#### Figure 28-26: Read Timing, 16-bit Multiplexed Data, Fully Multiplexed 16-bit Address



Syster Cloc					_ <u>_</u>	<u>,</u>	ļīrī ir l
PMCS2	Γ	<u> </u>			<u> </u>	1	I I
PMCS1	ŗ						i 1
PMD<7:0>		Address<7:0>	Address<13:8>)	LSB (	MSB	_ <u>_</u>	·
PMWR							
PMRD	1 1						1 1
PMBE	i					<u> </u>	
PMALL	1						- - -
PMALH						1 1	1 1
PMPIF							<u></u>
BUSY		<u> </u>	<u> </u>	· · · ·		1 1	·

Figure 28-27: Write Timing, 16-bit Multiplexed Data, Fully Multiplexed 16-bit Address

# 28.5 DIRECT MEMORY ACCESS (DMA) SUPPORT

DMA reads from, and writes to, the PMDIN1 register (DMAxPAD = 0x0608) when the PMP module is configured for Master mode. To use DMA, do the following:

- The DMAxREQ bits (IRQSEL<6:0>) must be set to '0101101'
- The PMP module must be configured as a Master (MODE<1:0> = 11 or 10)
- A PMP interrupt must be generated on every byte (IRQM<1:0> = 01)


# 28.6 APPLICATION EXAMPLES

This section introduces some potential applications for the PMP module.

# 28.6.1 Multiplexed Memory or Peripheral


Figure 28-28 illustrates the connection of a memory or another addressable peripheral in Full Multiplex mode. Consequently, this mode achieves the best pin saving from the device perspective. However, for this configuration, some external latches are required to maintain the address.

Figure 28-28: Multiplexed Addressing Mode Example





# 28.6.2 Partially Multiplexed Memory or Peripheral

Partial multiplexing implies using more pins. However, for a few extra pins, extra performance can be achieved. Figure 28-29 shows an example of a memory or peripheral that is partially multiplexed with an external latch. If the peripheral has internal latches, no extra circuitry is required except for the peripheral itself (as shown in Figure 28-30).












# 28.6.3 Parallel Flash/EEPROM Examples

Figure 28-31 shows an example of connecting parallel Flash/EEPROM to the PMP. Figure 28-32 shows a slight variation of that, configuring the connection for 16-bit data from a single byte addressable Flash/EEPROM. Figure 28-33 also demonstrates the interface with a 16-bit device without using byte select logic.
















# 28.6.4 LCD Controller Example

The PMP module can be configured to connect to a typical LCD controller interface, as shown in Figure 28-34. In this case, the PMP module is configured for active-high control signals because common LCD displays require active-high control.





# 28.7 OPERATION IN POWER-SAVING MODES

The dsPIC33E/PIC24E family of devices has one power mode, the Normal Operational (Full-Power) mode, and two power-saving modes, Sleep and Idle, which are invoked by the PWRSAV instruction. Depending on the mode selected, entering a power-saving mode may also affect the operation of the module.

## 28.7.1 Sleep Mode

When the device enters Sleep mode, the system clock is disabled. The consequences of Sleep mode depend on the mode in which the PMP module is configured when the Sleep mode is invoked.

## 28.7.1.1 MASTER MODE OPERATION

If the device enters Sleep mode while the module is operating in Master mode, PMP operation will be suspended in its current state until clock execution resumes. As this may cause unexpected control pin timings, users should avoid invoking Sleep mode when continuous use of the module is needed.

## 28.7.1.2 SLAVE MODE OPERATION

While the module is inactive, but enabled for any Slave mode operation, any read/write operations occurring at that time will be completed without the use of the device's clock. When the operation is complete, the module will issue an interrupt according to the setting of the IRQMx bits. This interrupt can wake the device from Sleep mode.

# 28.7.2 Idle Mode

When the device enters Idle mode, the system clock sources remain functional. The PSIDL bit (PMCON<13>) selects whether the module will stop or continue functioning in Idle mode. If PSIDL = 1, the module will behave the same way as it does in Sleep mode (i.e., slave reception is still possible even though the module clocks are not available and Master mode is suspended).

If PSIDL = 0 (the default), the module will continue operation in Idle mode. The current transaction in both Master and Slave modes will be completed and an interrupt is issued.

#### **REGISTER MAPS** 28.8

#### A summary of the registers associated with the PMP module is provided in Table 28-4.

Parallel Master/Slave Port Register Map<sup>(1)</sup> Table 28-4:

Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
PMCON	PMPEN		PSIDL	ADRMU	IX<1:0>	PTBEEN	PTWREN	PTRDEN	N CSF<1:0>		ALP	CS2P	CS1P	BEP	WRSP	RDSP	0000
PMMODE	BUSY	IRQM	/<1:0> INCM<1:0>		<1:0>	MODE16	MODE	<1:0>	WAITB<1:0>		WAITM<3:0>				WAITE<1:0>		0000
PMADDR <sup>(2)</sup>	CS2	CS1	Parallel Port Address (ADDR<13:0>)											0000			
PMAEN	PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8	PTEN7	PTEN6	PTEN5	PTEN4	PTEN3	PTEN2	PTEN1	PTEN0	0000
PMSTAT	IBF	IBOV		-	IB3F	IB2F	IB1F	IB0F	OBE	OBUF	_	_	OB3E	OB2E	OB1E	OB0E	008Fh
PMDIN1	Parallel Port Data In Register 1 (Buffers Level 0 and 1)													0000			
PMDIN2	Parallel Port Data In Register 2 (Buffers Level 2 and 3)													0000			
PMDOUT1(2)	2) Parallel Port Data Out Register 1 (Buffers Level 0 and 1)													0000			
PMDOUT2	Parallel Port Data Out Register 2 (Buffers Level 2 and 3)														0000		
PADCFG1	_	_	_	_	_	—	_	_	_	—	—				RTSECSEL	PMPTTL	0000
PMD3	T9MD	T8MD	T7MD	T6MD		CMPMD	RTCCMD	PMPMD	CRCMD	-	QEI2MD		U3MD	I2C3MD	I2C2MD	ADC2MD	0000

Legend:

- = unimplemented, read as '0'. Shaded bits are not used in the operation of the PMP module.

Note 1: Refer to the product device data sheet for specific Control register map details.

2: PMADDR and PMDOUT1 are the same physical register, but are defined differently depending on the module's operating mode.



# 28.9 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33E/PIC24E device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Parallel Master Port (PMP) module are:

# Title

Application Note #

No related application notes at this time.

**Note:** Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC33E/PIC24E family of devices.

# 28.10 REVISION HISTORY

# **Revision A (January 2009)**

This is the initial version of this document.

# **Revision B (November 2010)**

This revision includes the following updates:

- Added a note box with references to complementary documentation (see **28.1 "Introduction"**)
- Removed bits 15-8 in the Pad Configuration Control Register (see Register 28-6)
- Formatting and minor text updates have been incorporated throughout the document

NOTES:

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-663-0

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and mnufacture of development systems is ISO 9001:2000 certified.



# **Worldwide Sales and Service**

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address:

www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

# ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

**Singapore** Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-213-7830 Fax: 886-7-330-9305

**Taiwan - Taipei** Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

# EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

**Netherlands - Drunen** Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820