

Section 26. Op amp/Comparator

HIGHLIGHTS

This section of the manual contains the following major topics:

26.1	Introduction	26-2
26.2	Comparator Registers	26-4
26.3	Comparator Operation	26-15
26.4	Comparator Configuration	26-16
26.5	Op amp Configuration	26-22
26.6	Comparator Interrupts	26-23
26.7	Comparator Voltage Reference Generator	26-25
26.8	Register Map	26-29
26.9	Design Tips	26-30
26.10	Related Application Notes	26-31
26.11	Revision History	26-32

Note:

This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33E/PIC24E devices.

Please consult the note at the beginning of the "Comparator" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

26.1 INTRODUCTION


The dsPIC33E/PIC24E devices have multiple built-in comparators, some of which can be also configured as op amps, with their output being brought to an external pin for gain/filtering connections.

As illustrated in Figure 26-1 and Figure 26-2, individual comparator options are specified by the Comparator module's Special Function Register (SFR) control bits. These options allow users to:

- Select the edge for trigger and interrupt generation
- Select low-power control
- · Configure the comparator voltage reference
- Configure the band gap
- · Configure output blanking and masking
- · Configure as a comparator or op amp

Note: Some of these features are not available on all devices. Refer to the specific device data sheet for availability.

The Comparator module operating mode is determined by the input selections (that is, whether the input voltage is compared to a second input voltage, to an internal voltage band gap reference, or to an internal reference voltage). The internal reference voltage is generated by a resistor ladder network that is configured by the Comparator Voltage Reference Control (CVRCON) register (see Register 26-6).







Figure 26-2: Op amp/Comparator I/O Operating Modes



26.2 COMPARATOR REGISTERS

The Comparator module uses the following six registers:

• CMSTAT: Comparator Status Register⁽¹⁾

This register enables control over the operation of all comparators when the device enters ldle mode. In addition, it provides the status of all comparator results, as well as all of the comparator outputs and event bits, which are replicated as read-only bits in the CMSTAT register.

• CMxCON: Comparator Control Register⁽¹⁾

This register allows the application program to enable, configure, and interact with the individual comparators/op amps (on some devices).

CMxMSKSRC: Comparator Mask Source Select Control Register⁽¹⁾

This register allows the application program to select sources for the inputs to the blanking function.

CMxMSKCON: Comparator Mask Gating Control Register

This register allows the application program to specify the blank function logic.

• CMxFLTR: Comparator Filter Control Register

This register enables comparator filter configuration.

CVRCON: Comparator Voltage Reference Control Register⁽¹⁾

This register allows the application program to enable, configure and interact with the comparator internal voltage reference generator (for more information, see **26.7** "Comparator Voltage Reference Generator").

Register 26-1: CMSTAT: Comparator Status Register⁽¹⁾

R/W-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0
CMSIDL	_	_	_	C4EVT	C3EVT	C2EVT	C1EVT
bit 15							bit 8

U-0	U-0	U-0	U-0	R-0	R-0	R-0	R-0		
_	_	_	_	C4OUT	C3OUT	C2OUT	C1OUT		
bit 7 bit 0									

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 CMSIDL: Stop in Idle Mode bit

1 = Discontinue operation of all comparators when device enters Idle mode

0 = Continue operation of all comparators in Idle mode

bit 14-12 Unimplemented: Read as '0'

bit 11 C4EVT: Comparator 4 Event Status bit

1 = Comparator event occurred0 = Comparator event did not occur

bit 10 C3EVT: Comparator 3 Event Status bit

1 = Comparator event occurred

0 = Comparator event did not occur

bit 9 C2EVT: Comparator 2 Event Status bit

1 = Comparator event occurred

0 = Comparator event did not occur

bit 8 C1EVT: Comparator 1 Event Status bit

1 = Comparator event occurred

0 = Comparator event did not occur

bit 7-4 Unimplemented: Read as '0'

bit 3 C4OUT: Comparator 4 Output Status bit

When CPOL = 0:

1 = VIN+ > VIN-

0 = VIN+ < VIN-

When CPOL = 1:

1 = VIN+ < VIN-

0 = VIN+ > VIN-

bit 2 C3OUT: Comparator 3 Output Status bit

When CPOL = 0:

1 = VIN+ > VIN-

0 = VIN+ < VIN-

When CPOL = 1:

1 = VIN+ < VIN-

0 = VIN+ > VIN-

Note 1: Some of these bits are not available on all devices. Refer to the specific device data sheet for availability.

Register 26-1: CMSTAT: Comparator Status Register⁽¹⁾ (Continued)

bit 1 C2OUT: Comparator 2 Output Status bit

When CPOL = 0: 1 = VIN+ > VIN-0 = VIN+ < VIN-When CPOL = 1: 1 = VIN+ < VIN-0 = VIN+ > VIN-

bit 0 C10UT: Comparator 1 Output Status bit

When CPOL = 0: 1 = VIN+ > VIN-0 = VIN+ < VIN-When CPOL = 1: 1 = VIN+ < VIN-0 = VIN+ > VIN-

Note 1: Some of these bits are not available on all devices. Refer to the specific device data sheet for availability.

Register 26-2: CMxCON: Comparator Control Register⁽¹⁾

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CON	COE	CPOL	CLPWR	OAO	OPMODE	CEVT	COUT
bit 15							bit 8

R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0
EVPOL<1:0>		_	CREF ⁽²⁾	_	_	CCH<	:1:0> ⁽²⁾
bit 7							bit 0

Legend:

R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'

-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15 CON: Comparator Enable bit

1 = Comparator is enabled

0 = Comparator is disabled

bit 14 **COE:** Comparator Output Enable bit

1 = Comparator output is present on the CxOUT pin

0 = Comparator output is internal only

bit 13 **CPOL:** Comparator Output Polarity Select bit

1 = Comparator output is inverted

0 = Comparator output is not inverted

bit 12 CLPWR: Comparator Low-Power Mode Select bit

1 = Comparator operates in Low-Power mode

0 = Comparator does not operate in Low-Power mode

bit 11 OAO: Op amp Output Connected to Outside Pin bit

1 = Op amp output OAxOUT is connected to pin

0 = Op amp output OAxOUT is not connected to pin

bit 10 **OPMODE:** Op amp/Comparator Operation Mode Select bit

1 = Circuit operates as an Op Amp

0 = Circuit operates as an Comparator

bit 9 **CEVT:** Comparator Event bit

1 = Comparator event according to EVPOL<1:0> settings occurred; disables future triggers and interrupts until the bit is cleared

0 = Comparator event did not occur

bit 8 **COUT:** Comparator Output bit

When CPOL = 0 (non-inverted polarity):

1 = VIN+ > VIN-

0 = VIN+ < VIN-

When CPOL = 1 (inverted polarity):

1 = VIN+ < VIN-

0 = VIN+ > VIN-

Note 1: Some bits are not available on all devices. Refer to the specific device data sheet for availability.

2: Inputs that are selected and not available will be tied to Vss.

CMxCON: Comparator Control Register⁽¹⁾ (Continued) Register 26-2: EVPOL<1:0>: Trigger/Event/Interrupt Polarity Select bits bit 7-6 11 = Trigger/Event/Interrupt generated on any change of the comparator output (while CEVT = 0) 10 = Trigger/Event/Interrupt generated only on high to low transition of the polarity-selected comparator output (while CEVT = 0) If CPOL = 1 (inverted polarity): Low-to-high transition of the comparator output If CPOL = 0 (non-inverted polarity): High-to-low transition of the comparator output 01 = Trigger/Event/Interrupt generated only on low to high transition of the polarity-selected comparator output (while CEVT = 0) If CPOL = 1 (inverted polarity): High-to-low transition of the comparator output If CPOL = 0 (non-inverted polarity): Low-to-high transition of the comparator output 00 = Trigger/Event/Interrupt generation is disabled bit 5 Unimplemented: Read as '0' bit 4 **CREF:** Comparator Reference Select bit (2) 1 = VIN+ input connects to internal CVREFIN voltage 0 = VIN+ input connects to CxIN1+ pin bit 3-2 Unimplemented: Read as '0' CCH<1:0>: Comparator Channel Select bits(2) bit 1-0 11 = Inverting input of op amp/comparator connects to INTREF 10 = Inverting input of op amp/comparator connects to CxIN3- pin 01 = Inverting input of op amp/comparator connects to CXIN1- pin 00 = Inverting input of op amp/comparator connects to CxIN2- pin

Note 1: Some bits are not available on all devices. Refer to the specific device data sheet for availability.

2: Inputs that are selected and not available will be tied to Vss.

Register 26-3: CMxMSKSRC: Comparator Mask Source Select Control Register⁽¹⁾

U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	RW-0	
_	_	_	_	SELSRCC<3:0>				
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
	SELSRO	CB<3:0>		SELSRCA<3:0>				
bit 7							bit 0	

Legend:R = Readable bitW = Writable bitU = Unimplemented bit, read as '0'-n = Value at POR'1' = Bit is set'0' = Bit is clearedx = Bit is unknown

bit 15-12 **Unimplemented:** Read as '0'

bit 11-8 SELSRCC<3:0>: Mask C Input Select bits

1111 = FLT4

1110 = FLT2

1101 = PWM7H 1100 = PWM7L

1011 = PWM6H

1010 = PWM6L1001 = PWM5H

1000 = PWM5L

0111 = PWM4H

0110 = PWM4L

0101 = PWM3H

0100 = PWM3L

0011 = PWM2H

0010 = PWM2L

0001 = PWM1H

0000 = PWM1L

bit 7-4 SELSRCB<3:0>: Mask B Input Select bits

1111 = FLT4

1110 = FLT2

1101 = PWM7H

1100 = PWM7L

1011 = PWM6H

1010 = PWM6L

1001 = PWM5H

1000 = PWM5L

0111 = PWM4H

0110 = PWM4L

0101 = PWM3H

0100 = PWM3L

0011 = PWM2H

0010 = PWM2L

0001 = PWM1H

0000 = PWM1L

Note 1: Some bit settings are not available on all devices. Refer to the specific device data sheet for availability.

Register 26-3: CMxMSKSRC: Comparator Mask Source Select Control Register⁽¹⁾ (Continued)

bit 3-0 SELSRCA<3:0>: Mask A Input Select bits 1111 = FLT41110 = FLT21101 = PWM7H1100 = PWM7L1011 = PWM6H 1010 = PWM6L1001 = PWM5H 1000 = PWM5L 0111 = PWM4H 0110 = PWM4L0101 = PWM3H 0100 = PWM3L0011 = PWM2H0010 = PWM2L0001 = PWM1H0000 = PWM1L

Note 1: Some bit settings are not available on all devices. Refer to the specific device data sheet for availability.

Register 26-4: CMxMSKCON: Comparator Mask Gating Control Register

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| NAGS | PAGS | ACEN | ACNEN | ABEN | ABNEN | AAEN | AANEN |
| bit 7 | | | | | | | bit 0 |

Legena.				
R = Readable	bit	W = Writable bit	U = Unimplemented bit	r, read as '0'
-n = Value at F	POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	1 = The com	•	e is '1', and the masking (b	lanking) function will prevent any
	0 = The com	('0') comparator signal fit parator deasserted state ('1') comparator signal fit	e is '0', and the masking (b	lanking) function will prevent any
bit 14	Unimplemen	ted: Read as '0'		
bit 13	OCEN: OR G	ate C Input Enable bit		
	1 = C input er 0 = C input di			
bit 12	OCNEN: OR	Gate C Input Inverted Er	nable bit	
		nverted) enabled as input nverted) disabled as inpu		
bit 11	OBEN: OR G	ate B Input Enable bit		
	•	nabled as input to OR gat		
hit 10	•	sabled as input to OR ga		
bit 10		Gate B Input Inverted En		
		nverted) enabled as input nverted) disabled as inpu	<u> </u>	
bit 9	OAEN: OR G	ate A Input Enable bit		
		nabled as input to OR gat sabled as input to OR ga		
bit 8	OANEN: OR	Gate A Input Inverted En	able bit	
		overted) enabled as input overted) disabled as inpu	<u> </u>	
bit 7	1 = Negative		elect bit .ND gate is enabled as the ir .ND gate is disabled as input	· ·
bit 6	1 = Positive o	· ·	ect bit enabled as the input to the 0 disabled as input to the OR	~
bit 5	ACEN: AND	Gate A1 C Input Enable b	oit	
		nabled as input to AND g sabled as input to AND g		
bit 4	•	Gate A1 C Input Enable		
		nabled as input to AND g		
	-	sabled as input to AND g		

Legend:

Register 26-4:	CMxMSKCON: Comparator Mask Gating Control Register (Continued)
bit 3	ABEN: AND Gate A1 B Input Enable bit
	1 = B input enabled as input to AND gate A10 = B input disabled as input to AND gate A1
bit 2	ABNEN: AND Gate A1 B Input Inverted Enable bit
	1 = B input (inverted) enabled as input to AND gate A10 = B input (inverted) disabled as input to AND gate A1
bit 1	AAEN: AND Gate A1 A Input Enable bit
	1 = A input enabled as input to AND gate A10 = A input disabled as input to AND gate A1
bit 0	AANEN: AND Gate A1 A Input Inverted Enable bit
	1 = A input (inverted) enabled as input to AND gate A10 = A input (inverted) disabled as input to AND gate A1

Register 26-5: CMxFLTR: Comparator Filter Control Register

U-0	U-0	U-0	U-0	U-0	U-0	U-0	I-0
_	_	_	_	_	_	_	_
bit 15							bit 8

U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	CFSEL<2:0>			CFLTREN			
bit 7							bit 0

 Legend:
 W = Writable bit
 U = Unimplemented bit, read as '0'

 -n = Value at POR
 '1' = Bit is set
 '0' = Bit is cleared
 x = Bit is unknown

bit 15-7 **Unimplemented:** Read as '0'

bit 6-4 CFSEL<2:0>: Comparator Filter Input Clock Select bits

111 = T5CLK⁽¹⁾

 $110 = T4CLK^{(1)}$

101 = T3CLK(1)

 $100 = T2CLK^{(1)}$

011 = SYNCO2^(2,4)

 $010 = \text{SYNCO1}^{(2)}$

 $001 = Fosc^{(3)}$ $000 = Fp^{(3)}$

000 = 1

bit 3 CFLTREN: Comparator Output Digital Filter Enable bit

1 = Digital filter enabled

0 = Digital filter disabled

bit 2-0 CFDIV<2:0>: Comparator Output Filter Clock Divide Select bits

111 = Clock Divide 1:128

110 = Clock Divide 1:64

101 = Clock Divide 1:32

100 = Clock Divide 1:16

011 = Clock Divide 1:8

010 = Clock Divide 1:4

001 = Clock Divide 1:2

000 = Clock Divide 1:1

- **Note 1:** For more information, refer to the specific device data sheet or **Section 11. "Timers"** (DS70362) in the "dsPIC33E/PIC24E Family Reference Manual".
 - 2: For more information, refer to the specific device data sheet or Section 14. "High-Speed PWM" (DS70645) in the "dsPIC33E/PIC24E Family Reference Manual".
 - **3:** For more information, refer to the specific device data sheet or **Section 7. "Oscillator"** (DS70580) in the "dsPIC33E/PIC24E Family Reference Manual".
 - 4: This bit setting is not available on all devices. Refer to the specific device data sheet for availability.

Register 26-6: CVRCON: Comparator Voltage Reference Control Register⁽¹⁾

U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	
_	CVR2OE	_	_	_	VREFSEL	BGSEL<1:0>		
bit 15							bit 8	

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CVREN	CVR10E ⁽²⁾	CVRR	CVRSS		CVR-	<3:0>	
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14	CVR2OE: Comparator Voltage Reference 2 Output Enable bit
	1 = CVREF divided by 2 is connected to the CVREF2O pin 0 = CVREF divided by 2 is disconnected from the CVREF2O pin
bit 13-11	Unimplemented: Read as '0'
bit 10	VREFSEL: Voltage Reference Select bit 1 = Reference source for non-inverting input is VREF+ 0 = Reference source for non-inverting input is 4-bit DAC reference
bit 9-8	BGSEL<1:0>: Band Gap Reference Source Select bits 11 = Reference source for inverting input is VREF+ 10 = Reference source for inverting input is 0.2V (nominal) 01 = Reference source for inverting input is 0.6V (nominal) 00 = Reference source for inverting input is 1.2V (nominal)
bit 7	CVREN: Comparator Voltage Reference Enable bit
	1 = Comparator voltage reference circuit powered on0 = Comparator voltage reference circuit powered down
bit 6	CVR10E: Comparator Voltage Reference Output Enable bit ⁽²⁾
	1 = Voltage level is output on CVREF/CVREF10 pin 0 = Voltage level is disconnected from CVREF/CVREF10 pin
bit 5	CVRR: Comparator Voltage Reference Range Selection bit
	1 = 0 to 0.67 CVRSRC, with CVRSRC/24 step size 0 = 0.25 CVRSRC to 0.75 CVRSRC, with CVRSRC/32 step size
bit 4	CVRSS: Comparator Voltage Reference Source Selection bit
	1 = Comparator voltage reference source, CVRSRC = (VREF+) - (VREF-)0 = Comparator voltage reference source, CVRSRC = AVDD - AVSS
bit 3-0	CVR<3:0> Comparator Voltage Reference Value Selection $0 \le CVR3:CVR0 \le 15$ bits When $CVRR = 1$: $CVREFIN = (CVR < 3:0 > /24) \bullet (CVRSRC)$ When $CVRR = 0$: $CVREFIN = 1/4 \bullet (CVRSRC) + (CVR < 3:0 > /32) \bullet (CVRSRC)$

Note 1: Some bits are not available on all devices. Refer to the specific device data sheet for availability.


2: The CVR1OE bit overrides the TRIS bit setting.

26.3 COMPARATOR OPERATION

The operation of a typical comparator and the relationship between the analog input levels and the digital output are illustrated in Figure 26-3. Depending on the comparator operating mode, the monitored analog signal is compared to either an external or internal voltage reference. Each of the comparators can be configured to use the same or different reference sources. For example, one comparator can use an external reference while the others can use the internal reference. For more information on comparator operation, see 26.7 "Comparator Voltage Reference Generator".

In Figure 26-3, the external reference VIN- is a fixed external voltage. The analog signal present at VIN+ is compared to the reference signal at VIN-, and the digital output of the comparator is created by the difference between the two signals. When VIN+ is less than VIN-, the output of the comparator is a digital low level. When VIN+ is greater than VIN-, the output of the comparator is a digital high level. The shaded areas of the output represent the area of uncertainty due to input offsets and response time. The polarity of the comparator output can be inverted, so that it is a digital low level when VIN+ is greater than VIN-.

Figure 26-3: Comparator Operation



Input offset represents the range of voltage levels within which the comparator trip point can occur. The output can switch at any point in this offset range. Response time is the minimum time required for the comparator to recognize a change in input levels.

For devices with the Op amp/Comparator module, a comparator can be configured as an op amp. Each op amp has two pins, one for negative side input and the other for positive side input. The positive side can also select a reference voltage. Each op amp has one pin for the output, to allow connection of external gain/filtering feedback components. The output of the op amp is also an input to the ADC module.

The Op amp/Comparator module also contains additional comparators. The negative input to the comparator can be configured to use one of the op amp outputs, or an external pin. The positive input can be connected to a 4-bit DAC or an external pin. The comparator output is available as a remappable output.

26.4 COMPARATOR CONFIGURATION

Each of the comparators in the Comparator module is configured independently by various control bits in the following registers:

- Comparator Status (CMSTAT) register (Register 26-1)
- Comparator Control (CMxCON) register (Register 26-2)
- Comparator Mask Source Select Control (CMxMSKSRC) register (Register 26-3)
- Comparator Mask Gating Control (CMxMSKCON) register (Register 26-4)
- Comparator Filter Control (CMxFLTR) register (Register 26-5)
- Comparator Voltage Reference Control (CVRCON) register (Register 26-6)

26.4.1 Comparator Enable/Disable

The comparator under control may be enabled or disabled using the corresponding CON bit (CMxCON<15>). When the comparator is disabled, the corresponding trigger and interrupt generation is disabled when CON = 0.

It is recommended to first configure the CMxCON register with all bits to the desired value, and then set the CON bit (CMxCON<15>).

26.4.2 Comparator as an Op amp

Some comparators may be operated as an op amp by clearing the OPMODE bit (CMxCON<10>) and setting the OAO bit (CMxCON<11>) to connect the output of the op amp to the corresponding output pin.

26.4.3 Comparator Output Blanking Function

In many power control and motor control applications, there are periods of time in which the inputs to the analog comparator are known to be invalid. The blanking (masking) function enables the user to ignore the comparator output during predefined periods of time. In this document, the terms 'masking' and 'blanking' are used interchangeably.

Figure 26-4 illustrates a block diagram of the comparator blanking circuitry. A blanking circuit is associated with each comparator.

Each comparator's blanking function has three user selectable inputs:

- MAI (Mask A Input)
- MBI (Mask B Input)
- MCI (Mask C Input)

The MAI, MBI and MCI signal sources are selected through the SELSRCA<3:0>, SELSRCB<3:0> and SELSRCC<3:0> bits in the CMxMSKSRC registers.

The MAI, MBI and the MCI signals are fed into an AND-OR function block, which enables the user to construct a blanking (masking) signal from these inputs. The blanking (masking) function is disabled following a system Reset.

The HLMS bits in the CMxMSKCON registers configure the masking logic to operate properly depending on the default (deasserted) state of the comparators.

If the comparator is configured for 'positive logic' so that a '0' represents a deasserted state and the comparator output is a '1' when it is asserted, the HLMS bit (CMxMSKCON<15>) should be set to '0' so that the blanking function (assuming the blanking function is active) will prevent the '1' signal of the comparator from propagating through the module.

If the comparator is configured for 'negative logic' so that a '1' represents a deasserted state and the comparator output is a '0' when it is asserted, the HLMS bit should be set to a '1' so that the blanking function (assuming blanking function is active) will prevent the '0' signal of the comparator from propagating through the module.




Figure 26-4: **User Programmable Blanking Function Diagram**

26.4.4 **Digital Output Filter**


In many motor and power control applications, the comparator input signals can be corrupted by the large electromagnetic fields generated by the associated external switching power transistors. Corruption of the analog input signals to the comparator can cause unwanted comparator output transitions. The programmable digital output filter can minimize the effects of input signal corruption.

The digital filter requires three consecutive input samples to be similar before the output of the filter can change state. Assuming the current state is '0', a string of inputs such as '001010110111' will only yield an output state of '1' at the end of the example sequence after the three consecutive '1's. Similarly, a sequence of three consecutive '0's are required before the output will change to a zero state.

Because of the requirement of three similar consecutive states for the filter, the chosen digital filter clock period must be one-third or less than the maximum desired comparator response time.

The digital filter is enabled by setting the CFLTREN bit (CMxFLTR<3>). The CFDIV<2:0> bits (CMxFLTR<2:0>) select the clock divider ratio for the clock signal input to the digital filter block. The CFSEL<2:0> bits (CMxFLTR<6:4>) select the desired clock source for the digital filter. The digital filter is disabled (bypassed) following a system Reset.

Figure 26-5: **Digital Filter Interconnect Block Diagram**



26.4.5 Comparator Polarity Selection

To provide maximum flexibility, the output of the comparator may be inverted using the CPOL bit (CMxCON<13>). This is functionally identical to reversing the inverting and non-inverting inputs of the comparator for a particular mode.

The CPOL bit should be changed only when the comparator is disabled (CON = 0). Internal logic will prevent the generation of any corresponding triggers or interrupts when CON = 0. The logic allows both the CON and CPOL bits to be set with a single register write.

Event Polarity Selection 26.4.6

In addition to a programmable comparator output polarity, the Op amp/Comparator module also allows software selection for trigger/interrupt edge polarity through the EVPOL<1:0> bits in the corresponding CMxCON register. This feature allows independent control of the comparator output, as seen on any external pins, and the trigger/interrupt generation.

The corresponding comparator must be enabled (CON = 1) for the specific Note: trigger/interrupt generation to be enabled.

26.4.7 **Comparator Reference Input Selection**

The input to the non-inverting input of the comparator, also known as the reference input, can be selected by the value of the CREF bit (CMxCON<4>). For more information on the CREF bit, see Register 26-2.

26.4.8 Comparator Channel Selection

The input to the inverting input of the comparator, also known as the channel input, can be selected by the CCH<1:0> bits (CMxCON<1:0>). For more information on the CCH bits, see Register 26-2.

26.4.9 Low-Power Selection

Depending on the capabilities of the comparator, this interface provides a Low-Power mode selection bit, CLPWR (CMxCON<12>). Using this bit, a user can trade-off power consumption for the speed of the comparator.

When CLPWR = 0, the Standard Power mode is active. When CLPWR = 1, the low-power setting of the corresponding comparator is enabled.

- **Note 1:** The comparator power setting should not be changed while CON = 1.
 - 2: The low-power selection feature is not available on all devices. Refer to the specific device data sheet for availability.

26.4.10 Comparator Event Status Bit

The Comparator Event Status (CEVT) bit (CMxCON<9>) reflects whether or not the comparator has gone through the preconfigured event. After the bit is set, all future triggers and interrupts from the corresponding comparator will be blocked until the user-assigned application clears the CEVT bit. Clearing the CEVT bit begins rearming the trigger. Once the CEVT bit is cleared, it takes an extra CPU cycle for the comparator triggers to be fully rearmed.

26.4.11 Status Register

To provide an overview of all comparator results, the comparator output bits, CxOUT (CMxCON<8>) and event bits, CxEVT (CMxCON<9>) are replicated as status bits in the CMSTAT register.

These bits are read-only and can be altered only by manipulating the corresponding CMxCON register or the comparator input signals. Figure 26-6 and Figure 26-7 illustrate the various comparator and op amp configurations.

Figure 26-6: **Comparator Configurations Comparator Off** CON = 0, CREF = x, CCH<1:0> = xxCOE VIN-VIN+ Off (Read as '0') CXOUT Comparator CxIN2- > CxIN1+ Compare Comparator CxIN1- > CxIN1+ Compare CON = 1, CREF = 0, CCH<1:0> = 00 CON = 1, CREF = 0, CCH<1:0> = 01 COE COE CxIN2-Cx Cx VIN+ VIN+ CxIN1+ CXOUT CxOUT Pin Pin Comparator CxIN3- > CxIN1+ Compare Comparator VBG > CxIN1+ Compare CON = 1, CREF = 0, CCH<1:0> = 11 CON = 1, CREF = 0, CCH<1:0> = 10 COE COE Сх Cx VIN+ VIN+ CxIN1+ CXOUT CXOUT Pin Pin Comparator CxIN2- > CVREF Compare Comparator CxIN1- > CVREF Compare CON = 1, CREF = 1, CCH<1:0> = 00 CON = 1, CREF = 1, CCH<1:0> = 01 COE COE VIN-VIN-CxIN2-Сх VIN+ VIN+ CVREF X CVREF X **CxOUT CxOUT** Pin Comparator CxIN3- > CVREF Compare Comparator VBG > CVREF Compare CON = 1, CREF = 1, CCH<1:0> = 10 CON = 1, CREF = 1, CCH<1:0> = 11 COE COE VIN-VIN-CxIN3-Сх Сх VIN+ VIN+

CVREF-


CxOUT

Pin


CVREF X

CxOUT

Figure 26-7: Comparator Configuration for Op amp/Comparator Module




Op amp Configuration for Op amp/Comparator Module **Figure 26-8:**



26.5 OP AMP CONFIGURATION

A comparator can also be configured as op amp by clearing the OPMODE bit (CMxCON<10>). The output of the op amp can also be configured to connect to an external pin by setting the OAO bit (CMxCON<11>). Figure 26-9 illustrates the Op amp/Comparator module usage diagram.

Figure 26-9: Op amp Application Usage Diagram



26.6 COMPARATOR INTERRUPTS

The Comparator Interrupt Flag (CMIF) bit (IFS1<2>) is set when the synchronized output value of any of the comparators change with respect to the last read value. The CxEVT bit in the CMSTAT register can be read by the user application to detect an event.

User-assigned software can read the CxEVT and CxOUT bits (CMxCON<9> and CMxCON<8>) to determine the change that occurred. Because it is possible to write a '1' to this register, a simulated interrupt can be software initiated. Both the CMIF and CxEVT bits must be reset by clearing them in software. These bits can be cleared in the Interrupt Service Routine (ISR). For more information, refer to **Section 6. "Interrupts"** (DS70600) in the "dsPIC33E/PIC24E Family Reference Manual".

Note:

The comparison required for generating interrupts is based on the current comparator state and the last read value of the comparator outputs. Reading the CxOUT bits in the CMxCON register will update the values used for the interrupt generation.

26.6.1 Interrupt Operation During Sleep Mode

If a comparator is enabled and the dsPIC33E/PIC24E device is placed in Sleep mode, the comparator remains active. If the comparator interrupt is enabled in the Interrupt module, it remains functional. Under these conditions, a comparator interrupt event will wake-up the device from Sleep mode.

Each operational comparator consumes additional current. To minimize power consumption in Sleep mode, turn off the comparators before entering Sleep mode by disabling the CON bit (CMxCON<15>). If the device wakes up from Sleep mode, the contents of the CMxCON register are not affected. For more information on Sleep mode, refer to **Section 9.** "Watchdog Timer and Power-Saving Modes" (DS70615) in the "dsPIC33E/PIC24E Family Reference Manual".

26.6.2 Interrupt Operation During Idle Mode

The comparator remains active in Idle mode. Comparator interrupt operation during Idle mode is controlled by the Comparator Idle Mode (CMIDL) bit (CMSTAT<15>). If CMIDL = 0, normal interrupt operation continues. If CMIDL = 1, the comparator continues to operate, but it does not generate interrupts.

For more information on Idle mode, refer to **Section 9. "Watchdog Timer and Power-Saving Modes"** (DS70615) in the *"dsPIC33E/PIC24E Family Reference Manual"*.


26.6.3 Effects of a Reset State

A device Reset forces the CMxCON register to its Reset state, causing the comparators to be turned off (CON = 0). However, the input pins multiplexed with analog input sources are configured as analog inputs by default on a device Reset. The I/O configuration for these pins is determined by the setting of the ADxPCFGL or ADxPCFGH register. Therefore, device current is minimized when analog inputs are present at Reset time.

26.6.4 Analog Input Connection Considerations

A simplified circuit for an analog input is illustrated in Figure 26-10. A maximum source impedance of 10 $k\Omega$ is recommended for the analog sources. Any external component connected to an analog input pin, such as a capacitor or a Zener diode, should have little leakage current.

Figure 26-10: Comparator Analog Input Model



26.7 COMPARATOR VOLTAGE REFERENCE GENERATOR

The internal comparator voltage reference is derived from a 16-tap resistor ladder network that provides a selectable voltage level, as illustrated in Figure 26-11. This resistor network generates the internal voltage reference for the analog comparators. Figure 26-12 shows the block diagram for the op amp/comparator voltage reference.

This voltage generator network is managed by the Comparator Voltage Reference Control (CVRCON) register (see Register 26-6) through these control bits:

- **CVREN** Comparator Voltage Reference Enable bit (CVRCON<7>)
 This control bit enables the voltage reference circuit.
- CVROE Comparator Voltage Reference Output Enable bit (CVRCON<6>)
 This control bit enables the reference voltage to be placed on the CVREF pin. When enabled, this bit overrides the corresponding TRIS bit setting.
- VREFSEL Voltage Reference Select bit (CVRCON<10>)
 This control bit specifies whether the reference source is external (VREF+), or it is obtained from the 4-bit DAC output.
- CVRSS Comparator Voltage Reference Source Selection bit (CVRCON<4>)
 This control bit specifies that the source (CVRSS) for the voltage reference circuit is either the device voltage supply (AVDD and AVSS) or an external reference (VREF+ and VREF-).
- CVRR Comparator Voltage Reference Range Selection bit (CVRCON<5>)
 This control bit selects one of the two voltage ranges covered by the 16-tap resistor ladder network:
 - 0 CVRSRC to 0.67 CVRSRC
 - 0.25 CVRSRC to 0.75 CVRSRC

The range selected also determines the voltage increments available from the resistor ladder taps (see 26.7.1 "Configuring the Comparator Voltage Reference").

CVR<3:0> - Comparator Voltage Reference Value Selection bits (CVRCON<3:0>)
 These bits designate the resistor ladder tap position.

Table 26-1 lists the voltage at each tap for both ranges with CVRSRC = 3.3V.

Figure 26-11: Comparator Voltage Reference Block Diagram





Figure 26-12: Op amp/Comparator Voltage Reference Block Diagram



OVD 0-0	Voltage F	Reference	
CVR<3:0> 0000 0001 0010 0011 0100 0101 0110 0111 1000 1001 1010 1011 1100 1101	CVRR = 0	CVRR = 1	
0000	0.83V	0.00V	
0001	0.93V	0.14V	
0010	1.03V	0.28V	
0011	1.13V	0.41V	
0100	1.24V	0.55V	
0101	1.34V	0.69V	
0110	1.44V	0.83V	
0111	1.55V	0.96V	
1000	1.65V	1.10V	
1001	1.75V	1.24V	
1010	1.86V	1.38V	
1011	1.96V	1.51V	
1100	2.06V	1.65V	
1101	2.17V	1.79V	
1110	2.27V	1.93V	
1111	2.37V	2.06V	

Table 26-1: Typical Voltage Reference with CVRSRC = 3.3V

26.7.1 Configuring the Comparator Voltage Reference

The voltage range selected by the CVRR bit (CVRCON<5>) determines the size of the steps selected by the CVR<3:0> bits (CVRCON<3:0>). One range (CVRR = 0) provides finer resolution by offering smaller voltage increments for each step. The equations used to calculate the comparator voltage reference are as follows:

26.7.2 Voltage Reference Accuracy/Error

The full voltage reference range cannot be realized because the transistors on the top and bottom of the resistor ladder network (Figure 26-11) keep the voltage reference from approaching the reference source rails. The voltage reference is derived from the reference source; therefore, the voltage reference output changes with fluctuations in the reference source. For reference voltage accuracy, refer to the "Electrical Characteristics" chapter of the specific device data sheet.

26.7.3 Operation During Sleep Mode

When the device wakes up from Sleep mode through an interrupt or a Watchdog Timer time-out, the contents of the CVRCON register are not affected. To minimize current consumption in Sleep mode, the voltage reference should be disabled.

26.7.4 Effects of a Reset

A device Reset has the following effects:


- Disables the voltage reference by clearing the CVREN bit (CVRCON<7>)
- Disconnects the reference from the CVREF pin by clearing the CVROE bit (CVRCON<6>)
- Selects the high-voltage range by clearing the CVRR bit (CVRCON<5>)
- Clears the CVR value bits (CVRCON<3:0>)

26.7.5 Connection Considerations

The voltage reference generator operates independently of the comparator. The output of the reference generator is connected to the CVREF pin if the CVROE bit (CVRCON<6>) is set. Enabling the voltage reference output onto the I/O when it is configured as a digital input will increase current consumption. Configuring the port associated with CVREF as a digital output, with CVRSS enabled, will also increase current consumption.

The CVREF output pin can be used as a simple Digital-to-Analog output with limited drive capability. Due to this limited current drive capability, a buffer must be used on the voltage reference output for external connections to CVREF. Figure 26-13 illustrates a buffering technique example.

Figure 26-13: Comparator Voltage Reference Output Buffer Example



Note 1: R is dependent upon the comparator voltage reference control CVRR bit (CVRCON<5>) and CVR<3:0> value bits (CVRCON<3:0>).

DS70357C-page 26-29

26.8 REGISTER MAP

A summary of the Special Function Registers (SFRs) associated with the Op amp/Comparator module is provided in Table 26-2.

Table 26-2: Comparator Register Map

File Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CMSTAT ⁽¹⁾	CMSIDL	_	_	_	C4EVT	C3EVT	C2EVT	C1EVT	_	_	_	_	C4OUT	C3OUT	C2OUT	C1OUT	0000
CMxCON ⁽¹⁾	CON	COE	CPOL	CLPWR	OAO	OPMODE	CEVT	COUT	EVPO	L<1:0>	_	CREF	_	_	CCH-	<1:0>	0000
CMxMSKSRC	_	_		-	SELSRCC<3:0>			SELSRCB<3:0>			SELSRCA<3:0>				0000		
CMxMSKCON	HLMS	_	OCEN	OCNEN	OBEN	OBNEN	OAEN	OANEN	NAGS	PAGS	ACEN	ACNEN	ABEN	ABNEN	AAEN	AANEN	0000
CMxFLTR	_	_		-	_	-			_	CFSEL<2:0>		>	CFLTREN	REN CFDIV<2:0>		•	0000
CVRCON ⁽¹⁾	_	CVR2OE	_	-	_	VREFSEL	/REFSEL BGSEL<1:0>		CVREN	CVR10E CVRR CVRSS		CVR<3:0>			0000		

Legend: — = unimplemented, read as '0'.

Note 1: Some bits in this register are not available on all devices. Refer to the specific device data sheet for availability.

26.9 DESIGN TIPS

Question 1: Why is my voltage reference not what I expect?

Answer: Any variation of the voltage reference source will translate directly onto the

CVREF pin. Also, ensure that you have correctly calculated (specified) the voltage

divider, which generates the voltage reference.

Question 2: Why is my voltage reference not at the expected level when I connect CVREF

into a low-impedance circuit?

Answer: The voltage reference module is not intended to drive large loads. A buffer must

be used between the CVREF pin and the load of the dsPIC33E/PIC24E device

(see Figure 26-13).

26.10 RELATED APPLICATION NOTES

Note:

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33E/PIC24E device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Op amp/Comparator module are:

Title Application Note #

Make a Delta-Sigma Converter Using a Microcontroller's Analog Comparator Module AN700

A Comparator Based Slope ADC AN863

Visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the dsPIC33E/PIC24E family of devices.

26.11 REVISION HISTORY

Revision A (November 2008)

This is the initial released version of this document.

Revision B (April 2010)

This version of the document includes the following updates:

- Replaced Figure 26-1: Comparator I/O Operating Modes
- Updated the CMxCON: Comparator Control Register (Register 26-2):
 - Changed the default POR values for the COE COUT and EVPOL<1:0> bits
 - Updated the selection encoding tables for the CREF and CCH<1:0> bits
 - Updated the CREF = 1 definition
 - Updated the CCH<1:0> = 11 definition
- Updated the CMxMSKSRC: Comparator Mask Source Select Control Register (Register 26-3):
 - Renamed the SELSRC_A, SELSRC_B, and SELSRC_C bits to SELSRCA, SEL-SRCB, and SELSRCC
 - Changed the bit value definitions for SELSRCA, SELSCRB, and SELSRCC
- Updated the CMxMSKCON: Comparator Mask Gating Control Register (Register 26-4):
 - Removed the word inverted from the OCEN, OBEN, ACEN, and ABEN bit definitions
- Added Note 1, Note 2, and Note 3 and updated the CFSEL<2:0> bit definition in the CMx-FLTR: Comparator Filter Control Register (Register 26-5)
- Updated the bit value definitions for the VREFSEL and BGSEL<1:0> bits in the CVRCON: Comparator Voltage Reference Control Register (Register 26-6)

Revision C (July 2011)

This version of the document includes the following updates:

- Document has been updated to include both op amp/comparator features. Updates include:
 - Updated 26.1 "Introduction" to include the description for the Op amp/Comparator module
 - Updated Figure 26-1
 - Added Figure 26-2 for op amp/comparator I/O operating modes
 - Updated bit 4 and bit 1-0 in Register 26-2 to include settings applicable for the Comparator as well as the Op amp module
 - Added paragraphs about op amp/comparator features in 26.3 "Comparator Operation"
 - Added 26.4.2 "Comparator as an Op amp", which provides information on how the Comparator module can be operated as an op amp
 - Added 26.5 "Op amp Configuration"
- Added Figure 26-5
- Updated Register 26-1
- Minor updates in Register 26-3 through Register 26-6
- Updated the comparator register map (see Table 26-2)
- · Minor updates to formatting and text have been incorporated throughout the document

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
 intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC³² logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, chipKIT, chipKIT logo, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008-2011, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-61341-367-8

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2009

Microchip received ISO/TS-16949:2009 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



Worldwide Sales and Service

AMERICAS

Corporate Office

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200

Fax: 480-792-7277 Technical Support:

http://www.microchip.com/

support

Web Address: www.microchip.com

Atlanta

Duluth, GA

Tel: 678-957-9614 Fax: 678-957-1455

Boston

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Indianapolis Noblesville, IN

Tel: 317-773-8323 Fax: 317-773-5453

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario,

Canada

Tel: 905-673-0699 Fax: 905-673-6509

ASIA/PACIFIC

Asia Pacific Office

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong

Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733

Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8569-7000 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hangzhou

Tel: 86-571-2819-3180 Fax: 86-571-2819-3189

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai

Tel: 86-756-3210040 Fax: 86-756-3210049

ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila

Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370 Taiwan - Kaohsiung

Tel: 886-7-213-7830

Fax: 886-7-330-9305

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

EUROPE

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

Germany - Munich

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham**

Tel: 44-118-921-5869 Fax: 44-118-921-5820

05/02/11