

# Section 15. Quadrature Encoder Interface (QEI)

### HIGHLIGHTS

This section of the manual contains the following major topics:

15.1	Introduction	
15.2	Control and Status Registers	
15.3	Module Description	
15.4	QEI Operation in Power-Saving Modes	
15.5	Effects of a Reset	
15.6	Register Map	
15.7	Design Tips	
15.8	Related Application Notes	
15.9	Revision History	

15 adrature Encoc Interface (QEI)

**Note:** This family reference manual section is meant to serve as a complement to device data sheets. Depending on the device variant, this manual section may not apply to all dsPIC33E/PIC24E devices.

Please consult the note at the beginning of the "Quadrature Encoder Interface (QEI)" chapter in the current device data sheet to check whether this document supports the device you are using.

Device data sheets and family reference manual sections are available for download from the Microchip Worldwide Web site at: http://www.microchip.com

### 15.1 INTRODUCTION

The Quadrature Encoder Interface (QEI) module provides the interface to incremental encoders for obtaining mechanical position data. Quadrature encoders, also known as incremental encoders or optical encoders, detect position and speed of rotating motion systems. Quadrature encoders enable closed-loop control of motor control applications, such as Switched Reluctance (SR) and AC Induction Motors (ACIM).

A typical quadrature encoder includes a slotted wheel attached to the shaft of the motor and an Emitter/Detector module that senses the slots in the wheel. Typically, three output channels, Phase A (QEA), Phase B (QEB) and Index (INDX) provide information on the movement of the motor shaft, including distance and direction.

The two channels, Phase A (QEA) and Phase B (QEB), are typically 90° out of phase with respect to each other. The Phase A and Phase B channels have a unique relationship. If Phase A leads Phase B, the direction of the motor is deemed positive or forward. If Phase A lags Phase B, the direction of the motor is deemed negative or reverse. The Index pulse occurs once per mechanical revolution and is used as a reference to indicate an absolute position. Figure 15-1 illustrates the quadrature encoder interface signals.

The quadrature signals from the encoder can have four unique states (01, 00, 10 and 11) that reflect the relationship between QEA and QEB. Figure 15-1 illustrates these states for one count cycle. The order of the states get reversed when the direction of travel changes.

The quadrature decoder increments or decrements the 32-bit Up/Down Position Counter (POSCNT) for each change of state. The counter increments when QEA leads QEB and decrements when QEB leads QEA.




Figure 15-1: Quadrature Encoder Interface Signals

Table 15-1 shows the truth table that describes how the quadrature signals are decoded.

Ιαυι	Truth Table for Quad			
ure Sta	adrature State Pre	vious Qu	adrature State	Action
QB	QB	QA	QB	
1	1	1	1	No count or direction change
1	1	1	0	Count up
1	1	0	1	Count down
1	1	0	0	Invalid state change, ignore
0	0	1	1	Count down
0	0	1	0	No count or direction change
0	0	0	1	Invalid state change, ignore
0	0	0	0	Count up
1	1	1	1	Count up
1	1	1	0	Invalid state change, ignore
1	1	0	1	No count or direction change
1	1	0	0	Count down
0	0	1	1	Invalid state change, ignore
0	0	1	0	Count down
0	0	0	1	Count up
0	0	0	0	No count or direction change


 Table 15-1:
 Truth Table for Quadrature Encoder

Figure 15-2 illustrates the simplified block diagram of the QEI module. The QEI module consists of decoder logic to interpret the Phase A (QEA) and Phase B (QEB) signals, and an up/down counter to accumulate the count. The counter pulses are generated when the quadrature state changes. The count direction information must be maintained in a register until a direction change is detected. The module also includes digital noise filters, which condition the input signal.

The QEI module consists of the following major features:

- · Four input pins: two phase signals, an index pulse and a home pulse
- · Programmable digital noise filters on inputs
- · Quadrature decoder providing counter pulses and count direction
- · Count direction status
- x4 count resolution
- · Index (INDX) pulse to reset the position counter
- General purpose 32-bit Timer/Counter mode
- · Interrupts generated by QEI or counter events
- · 16-bit velocity counter
- · 32-bit position counter
- · 32-bit index pulse counter
- · 32-bit interval timer
- · 32-bit position Initialization/Capture/Compare High Word register
- · 32-bit position Initialization/Capture/Compare Low Word register
- · 4X Quadrature Count mode
- External Up/Down Count mode
- · External Gated Count mode
- External Gated Timer mode
- Interval Timer mode





# 15.2 CONTROL AND STATUS REGISTERS

The following registers are associated with the QEI module:

- QEIxCON: QEI Control Register
   This register controls the QEI module operation.
- QEIxIOC: QEI I/O Control Register

This register controls the input/output mode of the QEI module.

• QEIxSTAT: QEI Status Register

This register provides the interrupt enable flag and status flag to indicate the status of the QEI module.

- POSxCNTH: Position Counter High Word Register This register is the high word of the position counter.
- **POSxCNTL: Position Counter Low Word Register** This register is the low word of the position counter.
- **POSxHLD: Position Counter Hold Register** This register holds the contents of the POSxCNTH register during the read or write operation.
- VELxCNT: Velocity Counter Register This register stores the velocity value.
- INDXxCNTH: Index Counter High Word Register This register is the high word of the index counter.
- INDXxCNTL: Index Counter Low Word Register This register is the low word of the index counter.
- INDXxHLD: Index Counter Hold Register This register holds the contents of the INDXxCNTH register during the read or write operation.
- QEIxICH: Initialization/Capture High Word Register This register is the high word of the QEIxIC register.
- QEIxICL: Initialization/Capture Low Word Register
  This register is the low word of the QEIxIC register.
- QEIxLECH: Less Than or Equal Compare High Word Register This register is the high word 16-bit less than or equal compare register.
- QEIxLECL: Less Than or Equal Compare Low Word Register This register is the low word 16-bit less than or equal compare register.
- QEIxGECH: Greater Than or Equal Compare High Word Register This register is the high word 16-bit greater than or equal compare register.
- QEIxGECL: Greater Than or Equal Compare Low Word Register This register is the low word 16-bit greater than or equal compare register.
- INTxTMRH: Interval Timer High Word Register This register is the high word of the Counter Pulse Interval Timer register.
- INTxTMRL: Interval Timer Low Word Register This register is the low word of the Counter Pulse Interval Timer register.
- INTxHLDH: Interval Timer Hold High Word Register This register holds the content of high word of the Interval Timer Hold register.
- INTxHLDL: Interval Timer Hold Low Word Register This register holds the content of low word of the Interval Timer Hold register.

Interface (QE

bit 7	QEISIDL		PIMOD<2:0> <sup>(1</sup>	)	IMV<1	:0> <sup>(2)</sup>
U-0 R/W-0 — I bit 7 Legend:						
— I bit 7 Legend:						bit
— I bit 7 Legend:						
bit 7		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
Legend:	NTDIV<2:0> <sup>(3)</sup>		CNTPOL	GATEN	CCM	<1:0>
•						bit
•						
R = Readable bit	W = Writable b	it	U = Unimplem	ented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15 <b>QEIEN:</b> Quad	Irature Encoder	Interface Mo	odule Counter E	nable bit		
1 = Module co	ounters are enab	oled				
0 = Module co	ounters are disal	oled, but SF	Rs can be read	or written		
bit 14 Unimplement	ted: Read as '0'					
bit 13 QEISIDL: Sto	p in Idle Mode b	it				
1 = Discontinu	ue module opera	tion when d	levice enters Idl	e mode		
0 = Continue	module operatio	n in Idle mo	de			
bit 12-10 <b>PIMOD&lt;2:0&gt;</b> :	Position Count	er Initializati	on Mode Select	bits <sup>(1)</sup>		
111 <b>= Reserv</b>	ed					
	Count mode fo					
	the position cou					
	d index event aft r	er home eve	ent initializes po	sition counter	with contents of	QEIXIC
registe	dex event after h	nome event	initializes positio	on counter with	contents of QE	IxIC registe
	dex input event					
	ndex input even		•			
000 = Index in	nput event does	not affect pe	osition counter			
bit 9-8 IMV<1:0>: Inc	dex Match Value	bits <sup>(2)</sup>				
11 = Index ma	atch occurs whe	n QEB = 1 a	and QEA = 1			
	atch occurs whe					
	atch occurs whe		•			
	put event does r	lot affect pos	sition counter			
•	ted: Read as '0'					
	: Timer Input Cl				Aain timer (pos	tion counter
	er and index cou	unter interna	a clock divider s	elect)		
111 = 1:256 p 110 = 1:64 pr						
101 = 1:32 pr						
100 = 1:16 pr						
011 = 1:8 pre						
010 = 1:4 pre	scale value					
001 = 1:2 pre						
000 = 1:1 pre	scale value					
Note 1: When CCM = 10	or CCM = 11, a	II of the QE	l counters operation	ate as timers a	and the PIMOD	<2:0> bits a
ignored.						

#### Register 15-1: QEIxCON: QEI Control Register

- 2: When CCM = 00 and QEA and QEB values match Index Match Value (IMV), the POSxCNTH and POSxCNTL registers are reset.
- 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

Register 15-1:	<b>QEIxCON: QEI Control Register (Continued)</b>	
Register IV-1.		

- bit 3
   CNTPOL: Position and Index Counter/Timer Direction Select bit

   1 = Counter direction is negative unless modified by external Up/Down signal

   0 = Counter direction is positive unless modified by external Up/Down signal

   bit 2
   GATEN: External Count Gate Enable bit

   1 = External gate signal controls position counter operation

   0 = External gate signal does not affect position counter/timer operation
- bit 1-0 CCM<1:0>: Counter Control Mode Selection bits
  - 11 = Internal Timer mode
  - 10 = External clock count with external Gate mode
  - 01 = External clock count with external Up/Down mode
  - 00 = Quadrature Encoder mode
  - **Note 1:** When CCM = 10 or CCM = 11, all of the QEI counters operate as timers and the PIMOD<2:0> bits are ignored.
    - 2: When CCM = 00 and QEA and QEB values match Index Match Value (IMV), the POSxCNTH and POSxCNTL registers are reset.
    - 3: The selected clock rate should be at least twice the expected maximum quadrature count rate.

Interface (QE

Register 15-2:	QEIxIOC: C	El I/O Contro	l Register				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
QCAPEN	FLTREN		QFDIV<2:0>		OUTFN	IC<1:0>	SWPAB
bit 15							bita
R/W-0	R/W-0	R/W-0	R/W-0	R-x	R-x	R-x	R-x
HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA
bit 7		412. 01	42			4=5	bit
Legend:							
R = Readable b	bit	W = Writable	bit	U = Unimpler	mented bit, read	d as '0'	
-n = Value at P	OR	'1' = Bit is se	t	'0' = Bit is cle		x = Bit is unk	nown
bit 15	1 = HOMEx i	nput event (po		ggers a positio	n capture even a position capti		
bit 14	1 = Input Pin	Digital filter is	HOMEx Digital enabled disabled (bypa		bit		
bit 13-11	111 = 1:256 110 = 1:64 cl 101 = 1:32 cl 100 = 1:16 cl 011 = 1:8 clo 010 = 1:4 clo 001 = 1:2 clo 000 = 1:1 clo	clock divide lock divide lock divide lock divide ock divide ock divide ock divide	DX/HOMEX DI	gitai input riite	r Clock Divide	Select dis	
bit 10-9	11 = The CN 10 = The CN	TCMPx pin go TCMPx pin go TCMPx pin go	le Output Func bes high when I bes high when I bes high when I	POSxCNT ≤ Q POSxCNT ≤ Q	EIXLEC or POS	SxCNT ≥ QEIxG	GEC
bit 8	1 = QEAx and	ap QEA and Q d QEBx are sv d QEBx are no	vapped prior to	quadrature de	ecoder logic		
bit 7		OMEx Input Penverted	olarity Select b	it			
bit 6	-	OXx Input Pola	rity Select bit				
bit 5		EBx Input Pola	arity Select bit				
bit 4	-	EAx Input Pola	arity Select bit				

### Register 15-2: QEIxIOC: QEI I/O Control Register

Register 15-2:	QEIxIOC: QEI I/O Control Register (Continued)
bit 3	<ul> <li>HOME: Status of HOMEx Input Pin after Polarity Control bit (read-only)</li> <li>1 = Pin is at logic '1', if HOMPOL bit is set to '0' Pin is at logic '0', if HOMPOL bit is set to '1'</li> <li>0 = Pin is at logic '0', if HOMPOL bit is set to '0' Pin is at logic '1', if HOMPOL bit is set to '1'</li> </ul>
bit 2	INDEX: Status of INDXx Input Pin after Polarity Control bit (Read-Only) <ol> <li>Pin is at logic '1', if IDXPOL bit is set to '0'</li> <li>Pin is at logic '0', if IDXPOL bit is set to '1'</li> <li>Pin is at logic '0', if IDXPOL bit is set to '0'</li> <li>Pin is at logic '1', if IDXPOL bit is set to '1'</li> </ol>
bit 1	QEB: Status of QEBx Input Pin after Polarity Control and SWPAB Pin Swapping bit (read-only) 1 = Physical pin QEB is at logic '1', if QEBPOL bit is set to '0' and SWPAB bit is set to '0' Physical pin QEB is at logic '0', if QEBPOL bit is set to '1' and SWPAB bit is set to '0' Physical pin QEA is at logic '1', if QEBPOL bit is set to '0' and SWPAB bit is set to '1' Physical pin QEA is at logic '1', if QEBPOL bit is set to '1' and SWPAB bit is set to '1'
	0 = Physical pin QEB is at logic '0', if QEBPOL bit is set to '0' and SWPAB bit is set to '0' Physical pin QEB is at logic '1', if QEBPOL bit is set to '1' and SWPAB bit is set to '0' Physical pin QEA is at logic '0', if QEBPOL bit is set to '0' and SWPAB bit is set to '1' Physical pin QEA is at logic '1', if QEBPOL bit is set to '1' and SWPAB bit is set to '1'
bit 0	QEA: Status of QEAx Input Pin after Polarity Control and SWPAB Pin Swapping bit (read-only) <ol> <li>Physical pin QEA is at logic '1', if QEAPOL bit is set to '0' and SWPAB bit is set to '0'</li> <li>Physical pin QEA is at logic '0', if QEAPOL bit is set to '1' and SWPAB bit is set to '0'</li> <li>Physical pin QEB is at logic '1', if QEAPOL bit is set to '0' and SWPAB bit is set to '1'</li> <li>Physical pin QEB is at logic '1', if QEAPOL bit is set to '1' and SWPAB bit is set to '1'</li> </ol>
	0 = Physical pin QEA is at logic '0', if QEAPOL bit is set to '0' and SWPAB bit is set to '0' Physical pin QEA is at logic '1', if QEAPOL bit is set to '1' and SWPAB bit is set to '0' Physical pin QEB is at logic '0', if QEAPOL bit is set to '0' and SWPAB bit is set to '1' Physical pin QEB is at logic '1', if QEAPOL bit is set to '1' and SWPAB bit is set to '1'

15 uadrature Encoder Interface (QEI)

U-0	U-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0
_	_	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN
bit 15						·	bit 8
HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0	HS, R/C-0	R/W-0
PCIIRQ <sup>(1)</sup>	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN
bit 7							bit 0
Legend: (	C = Clearable	bit		HS = Set in Ha	rdware		
R = Readab		W = Writable bi	it	U = Unimpleme	ented bit, read a	is '0'	
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unkno	own
bit 15-14	Unimpleme	nted: Read as 'o	כ'				
bit 13	PCHEQIRQ	Position Counter	er Greater Tha	n or Equal Corr	npare Status bit		
		NT ≥ QEIxGEC					
bit 12		NT < QEIXGEC	n Orantar Tha			nabla bit	
DIT 12	1 = Interrupt	Position Counter	er Greater Tha	n or Equal Com	ipare interrupt E	nable bit	
	0 = Interrupt						
bit 11		Position Counter	er Less Than o	r Equal Compa	re Status bit		
		NT ≤ QEIxLEC					
	0 = POSxCN	NT > QEIxLEC					
bit 10	PCLEQIEN:	Position Counter	er Less Than o	r Equal Compar	re Interrupt Enal	ble bit	
	1 = Interrupt						
	0 = Interrupt						
bit 9		Position Counter	er Overflow Sta	atus bit			
		has occurred low has occurred	d				
bit 8		Position Counter		errupt Enable bi	it		
Site	1 = Interrupt						
	0 = Interrupt						
bit 7	PCIIRQ: Pos	sition Counter (H	loming) Initializ	ation Process (	Complete Status	s bit <sup>(1)</sup>	
		NT was reinitializ					
		NT was not reinit					
bit 6		sition Counter (H	loming) Initializ	ation Process (	Complete Interru	upt Enable bit	
	<ul><li>1 = Interrupt</li><li>0 = Interrupt</li></ul>						
bit 5		Velocity Counte	ar Overflow Sta	tus bit			
bit o		/ has occurred					
		low has occurre	d				
bit 4	VELOVIEN:	Velocity Counte	r Overflow Inte	errupt Enable bit	t		
	1 = Interrupt						
	0 = Interrupt						
bit 3		tatus Flag for Ho		us bit			
		vent has occurre e event has occu					

#### Register 15-3: QEIxSTAT: QEI Status Register

**Note 1:** This status bit is only applicable to PIMOD<2:0> modes '011' and '100'.

#### Register 15-3: QEIxSTAT: QEI Status Register (Continued)

- bit 2
   HOMIEN: Home Input Event Interrupt Enable bit

   1 = Interrupt is enabled
   0 = Interrupt is disabled

   bit 1
   IDXIRQ: Status Flag for Index Event Status bit

   1 = Index event has occurred
  - 0 = No Index event has occurred
- bit 0 **IDXIEN:** Index Input Event Interrupt Enable bit
  - 1 = Interrupt is enabled
  - 0 = Interrupt is disabled
  - Note 1: This status bit is only applicable to PIMOD<2:0> modes '011' and '100'.

# dsPIC33E/PIC24E Family Reference Manual

Register 15-4:	POSxCNT	H: Position Co	unter High V	Vord Register			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCI	NT<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			POSCI	NT<23:16>			
bit 7							bit 0
Legend:							
R = Readable I	bit	W = Writable	bit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 POSCNT<31:16>: High word used to form 32-bit Position Counter register (POSxCNT) bits

#### Register 15-5: POSxCNTL: Position Counter Low Word Register

			•			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		POSC	NT<15:8>			
						bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		POSC	NT<7:0>			
						bit 0
bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown
	R/W-0	R/W-0 R/W-0	POSC R/W-0 R/W-0 R/W-0 POSC	POSCNT<15:8>           R/W-0         R/W-0         R/W-0           POSCNT<7:0>         POSCNT<7:0>	POSCNT<15:8>           R/W-0         R/W-0         R/W-0         R/W-0           POSCNT<7:0>         POSCNT<7:0>         U = Unimplemented bit, read	POSCNT<15:8>           R/W-0         R/W-0         R/W-0         R/W-0           POSCNT<7:0>         Dit         W = Writable bit         U = Unimplemented bit, read as '0'

bit 15-0 POSCNT<15:0>: Low word used to form 32-bit Position Counter register (POSxCNT) bits

Register 15-6: POSxHLD: Position Counter Hold Register									
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			POSH	LD<15:8>					
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			POSH	ILD<7:0>					
bit 7							bit 0		
Legend:									
R = Readable b	it	W = Writable bit		U = Unimplen	nented bit, rea	id as '0'			
-n = Value at POR '1' =		'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
-n = Value at POR '1' = Bit is set		"1" = Bit is set		"U" = Bit is cle	ared	x = Bit is unkr	iown		

bit 15-0 POSHLD<15:0>: Hold register bits for reading and writing Position Counter High Word register (POSxCNTH) bits

#### Register 15-7: VELxCNT: Velocity Counter Register

		· · · · · · · · · · · · · · · · · · ·	J. J				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			VELC	NT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bi	t	W = Writable bit	t	U = Unimpler	nented bit, read	l as '0'	

'0' = Bit is cleared

VELCNT<15:0>: Velocity Counter bits bit 15-0

'1' = Bit is set

-n = Value at POR

15 adrature Encoder Interface (QEI)

x = Bit is unknown

# dsPIC33E/PIC24E Family Reference Manual

- · · ----

Register 15-8:	INDXxCN1	H: Index Count	er High Wo	ord Register			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<23:16>			
bit 7							bit 0
Legend:							
R = Readable b	oit	W = Writable I	oit	U = Unimpler	nented bit, rea	ad as '0'	
-n = Value at POR (1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-0 INDXCNT<31:16>: High word used to form 32-bit Index Counter register (INDXxCNT) bits

#### Register 15-9: INDXxCNTL: Index Counter Low Word Register

Regiotor re e.				a nogiotoi			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXC	NT<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDX	CNT<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set	Bit is set '0' = Bit is cleared x = Bit is ur		x = Bit is unkr	nown	

bit 15-0 INDXCNT<15:0>: Low word used to form 32-bit Index Counter register (INDXxCNT) bits

- <b>J</b>			J				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXH	ILD<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INDXI	HLD<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at PO	R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unknown	

#### Register 15-10: INDXxHLD: Index Counter Hold Register

bit 15-0 **INDXHLD<15:0>:** Hold register for reading and writing Index Counter High Word register (INDXxCNTH) bits

#### Register 15-11: QEIxICH: Initialization/Capture High Word Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIIC	<23:16>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
	-						

bit 15-0 **QEIIC<31:16>:** High word used to form 32-bit Initialization/Capture register (QEIxIC) bits

# dsPIC33E/PIC24E Family Reference Manual

Register 15-12:	QEIXICL: I	nitialization/Ca	pture Low V	Nord Register			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEII	C<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEI	IC<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at PC	/alue at POR '1' = Bit is set '0' = Bit is cleared x		x = Bit is unkr	nown			

Initialization/Contura Low Word Deviator

bit 15-0 QEIIC<15:0>: Low word used to form 32-bit Initialization/Capture register (QEIxIC) bits

#### Register 15-13: QEIxLECH: Less Than or Equal Compare High Word Register

		•		0			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		QEILE	C<31:24>				
						bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
		QEILE	C<23:16>				
						bit 0	
R = Readable bit W = Writable bit			U = Unimplemented bit, read as '0'				
OR	'1' = Bit is set		'0' = Bit is cle	leared x = Bit is unknown		nown	
	R/W-0	R/W-0 R/W-0 bit W = Writable b	QEILE R/W-0 R/W-0 R/W-0 QEILE bit W = Writable bit	QEILEC<31:24> R/W-0 R/W-0 R/W-0 QEILEC<23:16> bit W = Writable bit U = Unimpler	QEILEC<31:24>           R/W-0         R/W-0         R/W-0           QEILEC<23:16>         QEILEC<23:16>	QEILEC<31:24>           R/W-0         R/W-0         R/W-0         R/W-0           QEILEC<23:16>         U = Unimplemented bit, read as '0'	

bit 15-0 QEILEC<31:16>: High word used to form 32-bit Less Than or Equal Compare register (QEIxLEC) bits

itegister 15-14.			Equal Oom		Register			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEILE	C<15:8>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEIL	EC<7:0>				
bit 7							bit 0	
Legend:								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at PC	= Value at POR '1' = Bit is set			'0' = Bit is cle	ared	x = Bit is unknown		

bit 15-0 QEILEC<15:0>: Low word used to form 32-bit Less Than or Equal Compare register (QEIxLEC) bits

#### Register 15-15: QEIxGECH: Greater Than or Equal Compare High Word Register

'1' = Bit is set

0	-		•		0			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEIGE	C<31:24>				
bit 15							bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			QEIGE	C<23:16>				
bit 7							bit 0	
Legend:								
R = Readable b	bit W = Writable bit U = Unimplemented bit, read as '0'							

'0' = Bit is cleared

bit 15-0 **QEIGEC<31:16>:** High word used to form 32-bit Greater Than or Equal Compare register (QEIxGEC) bits

-n = Value at POR

x = Bit is unknown

# dsPIC33E/PIC24E Family Reference Manual

Register 15-16:	QEIXGEC	L: Greater Thar	or Equal C	ompare Low W	ord Register		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIGI	EC<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			QEIG	EC<7:0>			
bit 7	bit 7						bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'				
-n = Value at P	R '1' = Bit is set			'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 QEIGEC<15:0>: Low word used to form 32-bit Greater Than or Equal Compare register (QEIxGEC) bits

#### Register 15-17: INTxTMRH: Interval Timer High Word Register

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTTM	R<31:24>				
bit 15							bit 8	
DAMO		D/M/ 0	R/W-0					
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
			INTTM	R<23:16>				
bit 7							bit C	
Legend:								
R = Readable bit W = Writable bit		bit	U = Unimplemented bit, read as '0'					
-n = Value at P	n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	

bit 15-0 INTTMR<31:16>: High word used to form 32-bit Interval Timer register (INTxTMR) bits

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTM	1R<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTTI	/IR<7:0>			
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				d as '0'			
-n = Value at P	OR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	

#### Register 15-18: INTxTMRL: Interval Timer Low Word Register

bit 15-0 INTTMR<15:0>: Low word used to form 32-bit Interval Timer register (INTxTMR) bits

#### Register 15-19: INTxHLDH: Interval Timer Hold High Word Register

J			. J				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHLD	<31:24>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTHLD	<23:16>			
bit 7							bit 0
Legend:							

=ogona.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 INTHLD<31:16>: High word used to form 32-bit Interval Timer Hold register (INTxHLD) bits

# dsPIC33E/PIC24E Family Reference Manual

Register 15-20:	INTxHLDL	: Interval Timer H	Hold Low	Nord Register			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTH	_D<15:8>			
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
			INTH	LD<7:0>			
bit 7							bit 0
Legend:							
R = Readable b	it	W = Writable bi	t	U = Unimplem	nented bit, rea	ad as '0'	
-n = Value at PC	)R	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown

#### ----. \_\_\_\_ . \_ - --.. . . .

INTHLD<15:0>: Low word used to form 32-bit Interval Timer Hold register (INTxHLD) bits bit 15-0

### 15.3 MODULE DESCRIPTION

#### 15.3.1 Position Counter

The position counter is 32 bits wide and is contained in two separate 16-bit registers: POSxCNTL and POSxCNTH. The counter counts the number of pulses generated by an encoder.

To read the counter during the counter operation, the user application should first read the least significant word (lsw) of the counter value from the POSxCNTL register. When the lsw is read first, the contents of POSxCNTH are automatically transferred into a hold register, POSxHLD. The user application can then read the POSxHLD register to get the most significant word (msw) of the counter value. The hold register (POSxHLD) ensures that the occurrence of a carry or borrow between the read operation does not affect the reading of a coherent 32-bit value.

To write a value to the POSxCNTL:POSxCNTH register pair, the user application should first write the msw to the POSxHLD register. When the lsw of the timer value is written to the POSxCNTL register, the contents of POSxHLD are automatically transferred to the POSxCNTH register. Thus, a coherent 32-bit value can be loaded into the position counter in a single clock cycle.

If the POSOVIEN bit in the QEI Status register (QEIxSTAT<8>) is set, and the position counter rolls over from 0x7FFFFFFF to 0x80000000, or from 0x80000000 to 0x7FFFFFFF, an interrupt will be generated.

The operating mode of the position counter is controlled by the CCM<1:0> bits in the QEI Control register (QEIxCON<1:0>). The position counter supports the following operating modes:

- Quadrature Count Mode
- External Count with External Up/Down Mode
- · External Count with External Gate Mode
- Internal Timer Mode


#### 15.3.1.1 QUADRATURE COUNT MODE

In this mode, the QEA/EXTCNT and QEB/DIR/GATE inputs are decoded to generate count pulses and direction information to control the POSxCNT and VELxCNT. The INDXxCNT register counts when a valid edge is detected on INDX input. Figure 15-1 illustrates the timing diagram of the Quadrature Count mode operation.

#### 15.3.1.2 EXTERNAL COUNT WITH EXTERNAL UP/DOWN MODE

In this mode, the QEA/EXTCNT input is considered as an external count signal, and the QEB/DIR/GATE input provides the count direction information. The count direction is positive unless overridden by the CNTPOL bit in the QEI Control register (QEIxCON<3>). Figure 15-3 illustrates the timing diagram of an External Count with External Up/Down mode operation.

#### Figure 15-3: External Count with External Up/Down Mode



**45** Quadrature Encode Interface (QEI)

#### 15.3.1.3 EXTERNAL COUNT WITH EXTERNAL GATE MODE

In this mode, the QEA/EXTCNT input is considered as an external count signal. If the GATEN bit in the QEI Control register (QEIxCON<2>) is set, and QEB/DIR/GATE = 0, the QEB/DIR/GATE input will inhibit the counter signal. If the GATEN bit is cleared, the gate signal does not affect the counter operation. The default count direction is positive. If the CNTPOL bit in the QEI Control register (QEIxCON<3>) is set, the count direction is negative. Figure 15-4 illustrates the timing diagram of an External Count with External Gate mode operation.




Figure 15-4: External Count with External Gate Mode

#### 15.3.1.4 INTERNAL TIMER MODE

In this mode, the velocity, index and interval center of the position counter uses an internal clock as the count source. The internal clock is divided by the clock divider using the INTDIV<2:0> bits in the QEI Control register (QElxCON<6:4>). If the GATEN bit in the QEI Control register (QElxCON<2>) is set, and QEB/DIR/GATE = 0, the QEB/DIR/GATE input will inhibit the counter signal. If the GATEN bit is cleared, the gate signal does not affect the operation of the counter. The default count direction is positive. If the CNTPOL bit in the QEI Control register (QEIxCON<3>) is set, the count direction is negative. Figure 15-5 illustrates the timing diagram of an Internal Timer mode operation.

**Note:** Although, the POSxCNT register allows byte accesses, reading from or writing to the POSxCNT register in Byte mode gives unpredictable results. As the hold register (POSxHLD) is only 16 bits wide, the operation in Byte mode is not recommended.

Figure 15-5: In	ternal Timer Mode	
Fcy		
QEB	1     1 <td></td>	
	1     1 <td></td>	
POSCNT when GATEN = 1 and CNTPOL = 0	X 76 X 77 X 78 X 79 X 80 X 81 X 82	
POSCNT when GATEN = 1 and CNTPOL = 1	X 76 X 75 X 74 X 73 X 72 X 71 X 70	
POSCNT when GATEN = 0 and CNTPOL = 0	<u>, 76 , 77 , 78 , 79 , 80 , 81 , 82 , 83 , 84 , 85 , 86 , 87 , 88 , 89 </u>	
POSCNT when GATEN = 0 and CNTPOL = 1	<u>X: 76 X: 75 X: 74 X: 73 X: 72 X: 71 X: 70 X: 69 X: 68 X: 67 X: 66 X: 65 X: 64 X: 63 X</u>	
VELCNT when CNTPOL = 0	<u>X 76 X 77 X 78 X 79 X 80 X 81 X 82</u>	
VELCNT when CNTPOL = 1	<u>X 76 X 75 X 74 X 73 X 72 X 71 X 70</u>	
INDX		
INDXCNT when CNTPOL = 0	X 76 X 77 X 78 X 79 X 80 X 81 X 82 X 83	
INDXCNT when CNTPOL = 1	<u>X 76 X 75 X 74 X 73 X 72 X 71 X 70</u>	
HOME		
INTTMR	<u>X 76 X 77 X 78 X 79 X 80 X 81 X 82 X 83</u>	



 $\ensuremath{\textcircled{}^{\circ}}$  2010 Microchip Technology Inc.

#### 15.3.2 **Velocity Counter**

The Velocity Counter (VELxCNT) is a 16-bit wide register that increments or decrements based on the signal from the quadrature decoder logic. Reading this register results in a counter reset. The index input or any of the modes specified by the PIMOD<2:0> bits in the QEI Control register (QEIxCON<12:10>) does not affect the operation of the velocity counter. If the velocity counter rolls over from 0x7FFF to 0x8000, or from 0x8000 to 0x7FFF, and the VELOVIEN bit in the QEI Status register (QEIxSTAT<4>) is set, an interrupt will be generated. Figure 15-6 illustrates the timing diagram of the Velocity Counter operation.

Note: The velocity counter specifies the distance traveled between the time interval of each sample. Reading the VELxCNT register results in counter reset. The user application should read the velocity counter at a rate of 1-4 kHz.




Figure 15-6: **Velocity Counter** 

#### 15.3.3 Index Counter

The Index Counter (INDXxCNT) is 32 bits wide and is contained in two separate 16-bit registers: INDXxCNTH and INDXxCNTL. It counts the index events and is incremented or decremented based on the direction output of the quadrature logic decoder (see Figure 15-2). For more information, refer to **15.3.7 "Index Event"**.

To read the index counter during the counter operation, the user application should first read the lsw of the counter value from the INDXxCNTL register. When the lsw is read first, the contents of the INDXxCNTH register are automatically transferred into a hold register, INDXxHLD. The user application can then read the INDXxHLD register to get the msw of the counter value.

To write a value to the INDXxCNTH:INDXxCNTL register pair, the user application should first write the msw to the INDXxHLD register. When the lsw of the index value is written to the INDXxCNTL register, the contents of the INDXxHLD register is automatically transferred to the INDXxCNTH register. Thus, a coherent 32-bit value can be loaded into the index counter in a single clock cycle.

**Note:** Although, the INDXxCNT register allows byte accesses, reading from or writing to the POSxCNT register in Byte mode gives unpredictable results. As the hold register (POSxHLD) is only 16 bits wide, the operation in Byte mode is not recommended.


#### 15.3.4 Interval Timer

When a motor runs at a very low speed, the encoder does not generate enough pulses for accurate speed measurement. Therefore, instead of counting the number of pulses, the pulse duration can be measured. The 32-bit Interval Timer (INTxTMR) is used to measure the time interval between each decoded quadrature count pulse when the motor operates at a very low speed. The timer counts at a rate specified by the INTDIV<2:0> bits in the QEI Control register (QEIxCON<6:4>). The interval timer is cleared when the first count pulse is detected. When the next count pulse is detected, the current contents of the interval timer are transferred to the interval hold registers (INTxHLDH and INTxHLDL), the interval timer is cleared, and then the process repeats. The interval hold registers always contain the most recent completed timing measurements. Figure 15-7 illustrates the timing diagram of the Interval Timer operation.

**Note:** If the INTxHLD register is read when a new position count pulse is detected, the contents of the INTxHLD register are not updated to avoid incoherent data reading.

# dsPIC33E/PIC24E Family Reference Manual

#### Figure 15-7: Interval Timer



#### 15.3.5 Initialization/Capture Register

The 32-bit Initialization/Capture register (QEIxIC) is a general purpose register that can be used to perform the following functions:


- · Initialize the position counter
- · Capture the contents of the position counter

The QEIxIC register can perform only one of these tasks at a time, but the mode of operation can be changed during the operation. The selection is done by the PIMOD<2:0> bits of the QEI Control register (QEIxCON<12:10>). To initialize the Position Counter mode, the contents of QEIxIC register are loaded into the POSxCNT register based on the condition set by the PIMOD<2:0> bits.

In Capture mode, the input signal is used to capture the contents of the position register into the QEIxIC register. This register can be configured to define a travel boundary beyond which a fault is generated.

#### 15.3.6 Position Comparator

The 32-bit Compare register and associated comparator allow the user application to compare the contents of the position counter to a specified value. The comparator provides two outputs: greater than or equal, and less than or equal. When a suitable condition is met, the comparator generates an interrupt by setting the PCHEQIRQ or PCLEQIRQ bit in the QEI Status register (QEIxSTAT<13> and QEIxSTAT<11>). The comparator output is available on the CNTCMPx pin. The selection of condition is made by the OUTFNC<1:0> bits of the QEI I/O Control register (QEIxIOC<10:9>). The comparator can also be used to reset the position counter when a match is detected. The selection is made by the PIMOD<2:0> bits of the QEI Control register (QEIxCON<12:10>). Figure 15-8 illustrates the index reset position counter operation.



#### Figure 15-8: Index Reset Position Counter Operation

#### 15.3.7 Index Event

The IMV<1:0> bits in the QEI Control register (QEIxCON<9:8>) specify the state of the QEA and QEB input signals required to acknowledge an index event. An index event is accepted when an index pulse occurs while the value of the QEA and QEB inputs match the condition set in the IMV<1:0> bits. This prevents further index events from being accepted until the index input signal is deasserted, and ensures that only one index event occurs for each index input pulse. Figure 15-8 illustrates the index reset position counter operation.

#### 15.3.8 Position Counter Initialization Modes

By using the PIMOD<2:0> bits in the QEI Control register (QEIxCON<12:10>), the user application can specify how the position counter is initialized during the module operation.

- Mode 0 The position counter is unaffected by the index input.
- Mode 1 The position counter is cleared whenever an index input event is detected.
- Mode 2 The position counter is initialized with the contents of the QEIxIC register on the next detected index input event. When the index event occurs, the PIMOD<2:0> bits are cleared, and then the counter operates in Mode 0.
- Mode 3 The position counter is initialized with the contents of the QEIxIC register on the next detected index input event following the assertion of the home input. When an index event occurs following the home event, the PIMOD<2:0> bits are cleared, and then the counter operates in Mode 0.
- Mode 4 The position counter is initialized with the contents of the QEIxIC register on the second detected index input event following the assertion of the home input. When the second index event occurs following the home event, the PIMOD<2:0> bits are cleared, and then the counter operates in Mode 0.
- Mode 5 The position counter is cleared when the position counter value equals the QEIxIC register value.
- Mode 6 The position counter is loaded with the contents of the QEIxLEC register when the position counter value equals the QEIxGEC register value and a count up pulse is detected. The counter is loaded with the contents of the QEIxGEC register when the position counter value equals the QEIxLEC register value and a count down pulse is detected.
- Mode 7 Reserved; the position counter selects the default Mode 0 operation.

#### 15.3.9 Digital Input Filter

The QEI module uses digital noise filters to reject noise on the incoming index and quadrature phase signals. These filters reject low-level noise and large, short duration noise spikes that typically occur in motor systems.


The filtered output signals can change only after an input level has the same value for three consecutive rising clock edges. The result is that short noise spikes between rising clock edges are ignored, and pulses shorter than two clock periods are rejected.

The filter clocks rate determines the low passband of the filter. A slower filter clock results in a passband rejecting lower frequencies.

The digital filter is enabled by setting the FLTREN bit in the QEI I/O Control register (QEIxIOC<14>). The QFDIV<2:0> bits in the QEI I/O Control register (QEIxIOC<13:11>) select the filter clock divider ratio for the clock signal.

Figure 15-9 illustrates the simplified block diagram of the digital noise filter.

#### Figure 15-9: Block Diagram of Digital Noise Filter



#### 15.3.10 Interrupts

The following are the sources of QEI interrupts:

- Position counter overflow or underflow event
- Velocity counter overflow or underflow event
- Position counter initialization process complete
- Position counter greater than or equal compare interrupt
- · Position counter less than or equal compare interrupt
- · Index event interrupt
- · Home event interrupt

The QEI Status register (QEIxSTAT) contains the individual interrupt enable bits and the corresponding interrupt status bits for each interrupt source. A status bit indicates that an interrupt request has occurred. The module reduces all of the QEI interrupts to a single interrupt signal to the interrupt controller module.

### 15.4 QEI OPERATION IN POWER-SAVING MODES

#### 15.4.1 Sleep Mode

When the device enters Sleep mode, QEI operations cease. The POSxCNT register stops at the current value. The QEI does not respond to active signals on the QEA, QEB or INDX pins. The QEIxCON register remains unchanged.

#### 15.4.2 Idle Mode

When the device enters Idle mode, the QEISIDL bit in the QEI Control register (QEIxCON<13>) determines whether the QEI module stops in Idle mode or continues to operate in Idle mode.

If QEICSIDL = 1, the QEI module enters into a power-saving mode and performs the same functions as in Sleep mode. If QEICSIDL = 0, the module does not enter into a power-saving mode and continues operation in Idle mode.

#### 15.4.3 Doze Mode

The QEI operation in Doze mode is similar as in normal mode.

### 15.5 EFFECTS OF A RESET

A Reset forces module registers to their initial Reset state.

# 15.6 REGISTER MAP

A summary of the registers associated with the dsPIC33E/PIC24E family's Quadrature Encoder Interface (QEI) module is provided in Table 15-2.

#### Table 15-2: QEI Register Map

Name	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
QEIxCON	QEIEN	_	QEISIDL		PIMOD<2:0> IMV<1:0>			_	INTDIV<2:0>			CNTPOL	GATEN	CCM<1:0>		0x0000	
QEIxIOC	QCAPEN	FLTREN		QFDIV<2:0>		OUTFN	NC<1:0>	SWPAB	HOMPOL	IDXPOL	QEBPOL	QEAPOL	HOME	INDEX	QEB	QEA	0x000X
QEIxSTAT	—	_	PCHEQIRQ	PCHEQIEN	PCLEQIRQ	PCLEQIEN	POSOVIRQ	POSOVIEN	PCIIRQ	PCIIEN	VELOVIRQ	VELOVIEN	HOMIRQ	HOMIEN	IDXIRQ	IDXIEN	0x0000
POSxCNTH	TH POSCNT<31:16>									0x0000							
POSxCNTL	L POSCNT<15:0>									0x0000							
POSxHLD	POSHLD<15:0>									0x0000							
VELxCNT	VELCNT<15:0>									0x0000							
INDXxCNTH	TH INDXCNT<31:16>									0x0000							
INDXxCNTL	TL INDXCNT<15:0>									0x0000							
INDXxHLD	INDXHLD<15:0>									0x0000							
QEIxICH	QEIIC<31:16>									0x0000							
QEIxICL	QEIIC<15:0>									0x0000							
QEIxLECH	QEILEC<31:16>								0x0000								
QEIxLECL	QEILEC<15:0>									0x0000							
QEIxGECH	QEIGEC<31:16>									0x0000							
QEIxGECL	QEIGEC<15:0>									0x0000							
INTxTMRH	I INTTMR<31:16>									0x0000							
INTxTMRL	INTTMR<15:0>									0x0000							
INTxHLDH	INTHLD<31:16> C								0x0000								
INTxHLDL	INTHLD<15:0> 03								0x0000								

Legend: x = unknown value on Reset, — = unimplemented, read as '0'. Reset values are shown in hexadecimal.

### 15.7 DESIGN TIPS

#### Question 1: How do I configure the software when hardware signals are interchanged?

Answer: The HOMPOL, IDXPOL, QEBPOL and QEAPOL bits in the QEIxIOC register allow the user application to invert the polarity of their associated input signals. The SWPAB bit in the QEIxIOC, when set, swaps the QEA and QEB signals prior to their input into the quadrature decoder. Swapping of the signals reverses the direction of count. The OUTFNC<1:0> bits in the QEIxIOC register (QEIxIOC<10:9>) allow the user application to output the internal module state or the status of the position counter comparator on a device pin. The output timing is non-critical because the selected signal is used by the customer's application circuit, which is external to the device.

#### Question 2: How do I debug the software using the QEI module?

Answer: The QEIxIOC register can be used to configure the external inputs and outputs of the QEI module.

When setting up or troubleshooting a motion control-based application, the HOME, INDEX, QEB and QEA status bits in the QEIxIOC register can be used to monitor the individual state of their associated inputs.

A sensor or signal can be connected to the Home input by setting the QCAPEN bit in the QEI I/O Control register (QEIxIOC<15>). When set, it allows the user application to capture the current position counter value and save it in the QEIxIC register. If the filter is enabled, the Home event is detected when a rising edge of the filtered Home signal occurs. When a Home event occurs, an interrupt generation can be enabled by setting the HOMIEN bit in the QEI Status register (QEIxSTAT<2>).

### 15.8 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC33E/PIC24E device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the QEI module are:

Title		Application Note #			
Servo Cor	trol of a DC-Brush Motor	AN532			
PIC18CXXX/PIC16CXXX DC Servomotor Application A					
Using the dsPIC30F for Vector Control of an ACIM					
Note:	Please visit the Microchip web site (www.microchip.com) for a notes and code examples for the dsPIC33E/PIC24E family of c				

# 15.9 REVISION HISTORY

#### Revision A (June 2009)

This is the initial released version of this document.

#### Revision B (May 2010)

This version of the document includes the following updates:

- The document has been renamed from dsPIC33E Family Reference Manual to dsPIC33E/PIC24E Family Reference Manual
- Updated the QEIxCON: QEI Control Register (Register 15-1):
  - Renamed the register from QEICON to QEIxCON
  - Updated the PIMOD<12:10> = 111 definition
  - Changed the bit value definitions of CCM<1:0>
- Updated the QEIxIOC: QEI I/O Control Register (Register 15-2):
  - Renamed the register from QEIIOC to QEIxIOC
  - Updated the QCAPEN<15> = 0 definition
  - Changed the bit value definitions of OUTFNC<10:9>
  - Changed the bit value definitions of SWPAB<8>
  - Updated the bit name of QFDIV<13:11>, HOMPOL<7>, IDXPOL<6>, QEBPOL<5> and QEAPOL<4>
  - Updated the bit name and bit value definitions of HOME<3>, INDEX<2>, QEB<1> and QEA<0>
- Updated the QEIxSTAT: QEI Status Register (Register 15-3):
  - Renamed the register from QEISTAT to QEIxSTAT
  - Updated the bit name and bit value definitions of PCHEQIRQ<13>, PCLEQIRQ<11>, PCIIRQ<7>, HOMIRQ<3> and IDXIRQ<1>
  - Updated the bit name of PCHEQIEN<12>, PCLEQIEN<10> and IDXIEN<0>
  - Changed the bit value definitions of POSOVIRQ<9> and VELOVIRQ<5>
  - Add Note 1 to PCIIRQ<7> bit
- Updated the POSxCNTH: Position Counter High Word Register (Register 15-4):
  - Renamed the register from POSCNTH to POSxCNTH
  - Changed the bit name of POSCNTH to POSCNT and updated the definition
- Updated the POSxCNTL: Position Counter Low Word Register (Register 15-5):
  - Renamed the register from POSCNTL to POSxCNTL.
  - Changed the bit name of POSCNTL to POSCNT and updated the definition
- Updated the POSxHLD: Position Counter Hold Register (Register 15-6):
  - Renamed the register from POSHLDH to POSxHLD
  - Updated the bit definition of POSHLD<15:0>
- Updated the VELxCNT: Velocity Counter Register (Register 15-7):
  - Renamed the register from VELCNT to VELxCNT
  - Updated the bit name of VELCNT
- Updated the INDXxCNTH: Index Counter High Word Register (Register 15-8):
  - Renamed the register from IDXCNTH to INDXxCNTH
  - Changed the bit name of IDXCNTH to INDXCNT and updated the bit definition
- Updated the INDXxCNTL: Index Counter Low Word Register (Register 15-9):
  - Renamed the register from IDXCNTL to INDXxCNTL.
  - Changed the bit name and updated the definition of INDXCNT<15:0>
  - Changed the bit name of IDXCNTL to INDXCNT and updated the bit definition
- Updated the INDXxHLD: Index Counter Hold Register (Register 15-10):
  - Renamed the register from IDXHLDH to INDXxHLD
  - Changed the bit name of IDXHLDH to INDXxHLD and updated the bit definition

### Revision B (May 2010) (Continued)

- Updated the QEIxICH: Initialization/Capture High Word Register (Register 15-11):
   Renamed the register from ICCH to QEIxICH
  - Changed the bit name of ICCH to QEIIC and updated the bit definition
- Updated the QEIxICL: Initialization/Capture Low Word Register (Register 15-12):
  - Renamed the register from ICCL to QEIxICL
  - Changed the bit name of ICCL to QEIIC and updated the bit definition
- Added the QEIxLECH: Less Than or Equal Compare High Word Register (Register 15-13)
- Added the QEIxLECL: Less Than or Equal Compare Low Word Register (Register 15-14)
- Added the QEIxGECH: Greater Than or Equal Compare High Word Register (Register 15-15)
- Added the QEIxGECL: Greater Than or Equal Compare Low Word Register (Register 15-16)
- Updated the INTxTMRH: Interval Timer High Word Register (Register 15-17):
  - Renamed the register from INTTMRH to INTxTMRH
  - Changed the bit name of INTTMRH to INTTMR
- Updated the INTxTMRL: Interval Timer Low Word Register (Register 15-18):
  - Renamed the register from INTTMRL to INTxTMRL
  - Changed the bit name of INTTMRL to INTTMR
- Updated the INTxHLDH: Interval Timer Hold High Word Register (Register 15-19):
  - Renamed the register from INTHLDH to INTxHLDH
  - Changed the bit name of INTHLDH to INTHLD
- Updated the INTxHLDL: Interval Timer Hold Low Word Register (Register 15-20):
  - Renamed the register from INTHLDL to INTxHLDL
  - Changed the bit name of INTHLDL to INTHLD
- Deleted the CMPLH: Compare Register High Word and CMPLL: Compare Register Low Word registers
- · All new register names and acronyms are updated throughout the document
- · Updated all the timing diagrams in the document
- Updated the content in 15.3.7 "Index Event"
- Updated the bulleted list in 15.3.10 "Interrupts"
- Deleted UPDN pin in 15.4.1 "Sleep Mode"
- · Minor typographical and formatting corrections were made throughout the document

#### Note the following details of the code protection feature on Microchip devices:

- · Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

# QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



ISBN: 978-1-60932-203-8

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELoQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Cleveland** Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

#### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431 Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Chongqing** Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 China - Qingdao Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

**China - Shanghai** Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

**China - Shenyang** Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

**India - New Delhi** Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

#### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820