6



## Section 6. Interrupts

### HIGHLIGHTS

This section of the manual contains the following topics:

6.1	Introduction	
6.2	Non-Maskable Traps	6-6
6.3	Interrupt Processing Timing	
6.4	Interrupt Control and Status Registers	6-14
6.5	Interrupt Setup Procedures	
6.6	Register Map	6-43
6.7	Design Tips	
6.8	Related Application Notes	6-45
6.9	Revision History	6-46

### 6.1 Introduction

The dsPIC30F interrupt controller module reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the dsPIC30F CPU and has the following features:

- Up to 8 processor exceptions and software traps
- 7 user selectable priority levels
- · Interrupt Vector Table (IVT) with up to 62 vectors
- · A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- · Fixed interrupt entry and return latencies

### 6.1.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 6-1. The IVT resides in program memory, starting at location  $0 \times 000004$ . The IVT contains 62 vectors consisting of 8 non-maskable trap vectors plus up to 54 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

### 6.1.2 Alternate Vector Table

The Alternate Interrupt Vector Table (AIVT) is located after the IVT as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run-time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

### 6.1.3 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The dsPIC30F device clears its registers in response to a Reset which forces the PC to zero. The processor then begins program execution at location  $0 \times 000000$ . The user programs a GOTO instruction at the Reset address which redirects program execution to the appropriate start-up routine.

**Note:** Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.




Figure 6-1: Interrupt Vector Table

Table 6-1: Trap Vector Details

Vector Number	IVT Address	AIVT Address	Trap Source
0	0x000004	0x000084	Reserved
1	0x00006	0x000086	Oscillator Failure
2	0x00008	0x00088	Address Error
3	0x0000A	0x00008A	Stack Error
4	0x0000C	0x00008C	Arithmetic Error
5	0x00000E	0x00008E	Reserved
6	0x000010	0x000090	Reserved
7	0x000012	0x000092	Reserved

6

Table 6-2:	Interrupt Vector De	etails	
Vector Number	IVT Address	AIVT Address	Interrupt Source
8	0x000014	0x000094	INT0 – External Interrupt 0
9	0x000016	0x000096	IC1 – Input Compare 1
10	0x000018	0x000098	OC1 – Output Compare 1
11	0x00001A	0x00009A	T1 – Timer 1
12	0x00001C	0x00009C	IC2 – Input Capture 2
13	0x00001E	0x00009E	OC2 – Output Compare 2
14	0x000020	0x0000A0	T2 – Timer 2
15	0x000022	0x0000A2	T3 – Timer 3
16	0x000024	0x0000A4	SPI1
17	0x00026	0x0000A6	U1RX – UART1 Receiver
18	0x000028	0x0000A8	U1TX – UART1 Transmitter
19	0x00002A	0x0000AA	ADC – ADC Convert Done
20	0x00002C	0x0000AC	NVM – NVM Write Complete
21	0x00002E	0x0000AE	I <sup>2</sup> C <sup>™</sup> Slave Operation – Message
			Detect
22	0x000030	0x0000B0	I <sup>2</sup> C Master Operation – Message Event Complete
23	0x000032	0x0000B2	Change Notice Interrupt
24	0x00034	0x0000B4	INT1 – External Interrupt 1
25	0x00036	0x0000B6	IC7 – Input Capture 7
26	0x000038	0x0000B8	IC8 – Input Capture 8
27	0x00003A	0x0000BA	OC3 – Output Compare 3
28	0x0003C	0x0000BC	OC4 – Output Compare 4
29	0x0003E	0x0000BE	T4 – Timer 4
30	0x000040	0x0000C0	T5 – Timer 5
31	0x000042	0x0000C2	INT2 – External Interrupt 2
32	0x000044	0x0000C4	U2RX – UART2 Receiver
33	0x000046	0x0000C6	U2TX – UART2 Transmitter
34	0x000048	0x0000C8	SPI2
35	0x00004A	0x0000CA	CAN1
36	0x00004C	0x0000CC	IC3 – Input Capture 3
37	0x00004E	0x0000CE	IC4 – Input Capture 4
38	0x000050	0x0000D0	IC5 – Input Capture 5
39	0x000052	0x0000D2	IC6 – Input Capture 6
40	0x000054	0x0000D4	OC5 – Output Compare 5
41	0x000056	0x0000D6	OC6 – Output Compare 6
42	0x000058	0x0000D8	OC7 – Output Compare 7
43	0x00005A	0x0000DA	OC8 – Output Compare 8
44	0x00005C	0x000DC	INT3 – External Interrupt 3
45	0x00005E	0x0000DE	INT4 – External Interrupt 4
46	0x000060	0x0000E0	CAN2
47	0x000062	0x0000E2	PWM – PWM Period Match
48	0x000064	0x0000E4	QEI – Position Counter Compare
49	0x000066	0x0000E6	DCI – Codec Transfer Done
50	0x000068	0x0000E8	LVD – Low Voltage Detect
51	0x00006A	0x0000EA	FLTA – MCPWM Fault A
52	0x00006C	0x0000EC	FLTB – MCPWM Fault B
L	0x00006E-0x00007E	0x00006E-0x00007	

Table 6-2:	Interrupt Vector Details
	interrupt vootor Botano

### 6.1.4 CPU Priority Status

The CPU can operate at one the of sixteen priority levels, 0-15. An interrupt or trap source must have a priority level greater than the current CPU priority in order to initiate an exception process. Peripheral and external interrupt sources can be programmed for level 0-7, while CPU priority levels 8-15 are reserved for trap sources. A trap is a non-maskable interrupt source intended to detect hardware and software problems (see **Section 6.2 "Non-Maskable Traps"**). The priority level for each trap source is fixed and only one trap is assigned to a priority level. Note that an interrupt source programmed to priority level 0 is effectively disabled, since it can never be greater than the CPU priority.

The current CPU priority level is indicated by the following four status bits:

- IPL<2:0> status bits located in SR<7:5>
- IPL3 status bit located in CORCON<3>

The IPL<2:0> status bits are readable and writable, so the user may modify these bits to disable all sources of interrupts below a given priority level. If IPL<2:0> = 3, for example, the CPU will not be interrupted by any source with a programmed priority level of 0, 1, 2 or 3.

Trap events have higher priority than any user interrupt source. When the IPL3 bit is set, a trap event is in progress. The IPL3 bit can be cleared, but not set by the user. In some applications, it may be desirable to clear the IPL3 bit when a trap has occurred and branch to an instruction other than the instruction after the one that originally caused the trap to occur.

All user interrupt sources can be disabled by setting IPL<2:0> = 111.

Note:	The IPL<2:0> bits become read only bits when interrupt nesting is disabled. See	
	Section 6.2.4.2 "Interrupt Nesting" for more information.	

### 6.1.5 Interrupt Priority

Each peripheral interrupt source can be assigned to one of the seven priority levels. The user assignable interrupt priority control bits for each individual interrupt are located in the Least Significant 3 bits of each nibble within the IPCx register(s). Bit 3 of each nibble is not used and is read as a '0'. These bits define the priority level assigned to a particular interrupt. The usable priority levels start at '1' as the lowest priority and level 7 as the highest priority. If the IPC bits associated with an interrupt source are all cleared, then the interrupt source is effectively disabled.

**Note:** If the application program reconfigures the interrupt priority levels on the fly, it must disable the interrupts while doing so. Failure to disable interrupts can produce unexpected results.

Since more than one interrupt request source may be assigned to a specific priority level, an option is provided to resolve priority conflicts within a given user-assigned level. Each source of interrupt has a natural order priority based on its location in the IVT. Table 6-2 shows the location of each interrupt source in the IVT. The lower numbered interrupt vectors have higher natural priority, while the higher numbered vectors have lower natural priority. The overall priority level for any pending source of interrupt is determined first by the user-assigned priority of that source in the IPCx register, then by the natural order priority within the IVT.

Natural order priority is used only to resolve conflicts between simultaneous pending interrupts with the same user-assigned priority level. Once the priority conflict is resolved and the exception process begins, the CPU can only be interrupted by a source with a higher user-assigned priority. Interrupts with the same user-assigned priority but a higher natural order priority, that become pending after the exception process begins, will remain pending until the current exception process completes.

The ability for the user to assign each interrupt source to one of seven priority levels means that the user can give an interrupt with a low natural order priority a very high overall priority level. For example: the PLVD (Programmable Low Voltage Detect) can be given a priority of 7 and the INTO (External Interrupt 0) may be assigned to priority level 1, thus giving it a very low effective priority.

**Note:** The peripherals and sources of interrupt available in the IVT will vary depending on the specific dsPIC30F device. The sources of interrupt shown in this document represent a comprehensive listing of all interrupt sources found on dsPIC30F devices. Refer to the specific device data sheet for further details.

6

### 6.2 Non-Maskable Traps

Traps can be considered as non-maskable, nestable interrupts which adhere to a fixed priority structure. Traps are intended to provide the user a means to correct erroneous operation during debug and when operating within the application. If the user does not intend to take corrective action in the event of a trap error condition, these vectors must be loaded with the address of a software routine that will reset the device. Otherwise, the trap vector is programmed with the address of a service routine that will correct the trap condition.

The dsPIC30F has the four implemented sources of non-maskable traps listed below:

- Oscillator Failure Trap
- · Stack Error Trap
- Address Error Trap
- Arithmetic Error Trap

Note that many of these trap conditions can only be detected when they happen. Consequently, the instruction that caused the trap is allowed to complete before exception processing begins. Therefore, the user may have to correct the action of the instruction that caused the trap.

Each trap source has a fixed priority as defined by its position in the IVT. An oscillator failure trap has the highest priority, while an arithmetic error trap has the lowest priority (see Figure 6-1). In addition, trap sources are classified into two distinct categories: 'Hard' traps and 'Soft' traps.

#### 6.2.1 Soft Traps

The arithmetic error trap (priority level 11) and stack error trap (priority level 12) are categorized as 'soft' trap sources. Soft traps can be treated like non-maskable sources of interrupt that adhere to the priority assigned by their position in the IVT. Soft traps are processed like interrupts and require 2 cycles to be sampled and Acknowledged prior to exception processing. Therefore, additional instructions may be executed before a soft trap is Acknowledged.

### 6.2.1.1 Stack Error Trap (Soft Trap, Level 12)

The stack is initialized to  $0 \times 0800$  during Reset. A stack error trap will be generated should the stack pointer address ever be less than  $0 \times 0800$ .

There is a Stack Limit register (SPLIM) associated with the stack pointer that is uninitialized at Reset. The stack overflow check is not enabled until a word write to SPLIM occurs.

All Effective Addresses (EA) generated using W15 as a source or destination pointer are compared against the value in SPLIM. Should the EA be greater than the contents of the SPLIM register, then a stack error trap is generated. In addition, a stack error trap will be generated should the EA calculation wrap over the end of data space ( $0 \times FFFF$ ).

A stack error can be detected in software by polling the STKERR status bit (INTCON1<2>). To avoid re-entering the Trap Service Routine, the STKERR status flag must be cleared in software prior to returning from the trap with a RETFIE instruction.

### 6.2.1.2 Arithmetic Error Trap (Soft Trap, Level 11)

Any of the following events will cause an arithmetic error trap to be generated:

- Accumulator A Overflow
- Accumulator B Overflow
- Catastrophic Accumulator Overflow
- · Divide by Zero
- Shift Accumulator (SFTAC) operation exceeding +/-16 bits

There are three enable bits in the INTCON1 register that enable the three types of accumulator overflow traps. The OVATE control bit (INTCON1<10>) is used to enable traps for an Accumulator A overflow event. The OVBTE control bit (INTCON1<9>) is used to enable traps for an Accumulator B overflow event. The COVTE control bit (INTCON1<8>) is used to enable traps for a catastrophic overflow of either accumulator.

An Accumulator A or Accumulator B overflow event is defined as a carry-out from bit 31. Note that no accumulator overflow can occur if the 31-bit Saturation mode is enabled for the accumulator. A catastrophic accumulator overflow is defined as a carry-out from bit 39 of either accumulator. No catastrophic overflow can occur if accumulator saturation (31-bit or 39-bit) is enabled.

Divide-by-zero traps cannot be disabled. The divide-by-zero check is performed during the first iteration of the REPEAT loop that executes the divide instruction.

Accumulator shift traps cannot be disabled. The SFTAC instruction can be used to shift the accumulator by a literal value or a value in one of the W registers. If the shift value exceeds +/-16 bits, an arithmetic trap will be generated. The SFTAC instruction will execute, but the results of the shift will not be written to the target accumulator.

An arithmetic error trap can be detected in software by polling the MATHERR status bit (INTCON1<4>). To avoid re-entering the Trap Service Routine, the MATHERR status flag must be cleared in software prior to returning from the trap with a RETFIE instruction. Before the MATHERR status bit can be cleared, all conditions that caused the trap to occur must also be cleared. If the trap was due to an accumulator overflow, the OA and OB status bits (SR<15:14>) must be cleared. The OA and OB status bits are read only, so the user software must perform a dummy operation on the overflowed accumulator (such as adding '0') that will cause the hardware to clear the OA or OB status bit.

#### 6.2.2 Hard Traps

Hard traps include exceptions of priority level 13 through level 15, inclusive. The address error (level 13) and oscillator error (level 14) traps fall into this category.

Like soft traps, hard traps can also be viewed as non-maskable sources of interrupt. The difference between hard traps and soft traps is that hard traps force the CPU to stop code execution after the instruction causing the trap has completed. Normal program execution flow will not resume until after the trap has been Acknowledged and processed.

#### 6.2.2.1 Trap Priority and Hard Trap Conflicts

If a higher priority trap occurs while any lower priority trap is in progress, processing of the lower priority trap will be suspended and the higher priority trap will be Acknowledged and processed. The lower priority trap will remain pending until processing of the higher priority trap completes.

Each hard trap that occurs must be Acknowledged before code execution of any type may continue. If a lower priority hard trap occurs while a higher priority trap is pending, Acknowledged, or is being processed, a hard trap conflict will occur. The conflict occurs because the lower priority trap cannot be Acknowledged until processing for the higher priority trap completes.

The device is automatically reset in a hard trap conflict condition. The TRAPR status bit (RCON<15>) is set when the Reset occurs, so that the condition may be detected in software.

6

#### 6.2.2.2 Oscillator Failure Trap (Hard Trap, Level 14)

An oscillator failure trap event will be generated for any of the following reasons:

- The Fail-Safe Clock Monitor (FSCM) is enabled and has detected a loss of the system clock source.
- · A loss of PLL lock has been detected during normal operation using the PLL.
- The FSCM is enabled and the PLL fails to achieve lock at a Power-On Reset (POR).

An oscillator failure trap event can be detected in software by polling the OSCFAIL status bit (INTCON1<1>), or the CF status bit (OSCCON<3>). To avoid re-entering the Trap Service Routine, the OSCFAIL status flag must be cleared in software prior to returning from the trap with a RETFIE instruction.

For more information about the FSCM, refer to **Section 7. "Oscillator"** and **Section 24. "Device Configuration"**.

#### 6.2.2.3 Address Error Trap (Hard Trap, Level 13)

The following paragraphs describe operating scenarios that would cause an address error trap to be generated:

- 1. A misaligned data word fetch is attempted. This condition occurs when an instruction performs a word access with the LSb of the effective address set to '1'. The dsPIC30F CPU requires all word accesses to be aligned to an even address boundary.
- 2. A bit manipulation instruction using the Indirect Addressing mode with the LSb of the effective address set to '1'.
- 3. A data fetch from unimplemented data address space is attempted.
- 4. Execution of a "BRA #literal" instruction or a "GOTO #literal" instruction, where literal is an unimplemented program memory address.
- 5. Executing instructions after modifying the PC to point to unimplemented program memory addresses. The PC may be modified by loading a value into the stack and executing a RETURN instruction.

Data space writes will be inhibited whenever an address error trap occurs, so that data is not destroyed.

An address error can be detected in software by polling the ADDRERR status bit (INTCON1<3>). To avoid re-entering the Trap Service Routine, the ADDRERR status flag must be cleared in software prior to returning from the trap with a RETFIE instruction.

Note: In the MAC class of instructions, the data space is split into X and Y spaces. In these instructions, unimplemented X space includes all of Y space, and unimplemented Y space includes all of X space.

### 6.2.3 Disable Interrupts Instruction

The DISI (disable interrupts) instruction has the ability to disable interrupts for up to 16384 instruction cycles. This instruction is useful when time critical code segments must be executed.

The DISI instruction only disables interrupts with priority levels 1-6. Priority level 7 interrupts and all trap events still have the ability to interrupt the CPU when the DISI instruction is active.

The DISI instruction works in conjunction with the DISICNT register. When the DISICNT register is non-zero, priority level 1-6 interrupts are disabled. The DISICNT register is decremented on each subsequent instruction cycle. When the DISICNT register counts down to '0', priority level 1-6 interrupts will be re-enabled. The value specified in the DISI instruction includes all cycles due to PSV accesses, instruction stalls, etc.

The DISICNT register is readable and writable. The user can terminate the effect of a previous DISI instruction early by clearing the DISICNT register. The amount of time that interrupts are disabled can also be increased by writing to or adding to DISICNT.

Note that if the DISICNT register is zero, interrupts cannot be disabled by writing a non-zero value to the register. Interrupts must first be disabled by using the DISI instruction. Once the DISI instruction has executed and DISICNT holds a non-zero value, the interrupt disable time can be extended by modifying the contents of DISICNT.

**Note:** Software modification of the DISICNT register is not recommended.

The DISI status bit (INTCON2<14>) is set whenever interrupts are disabled as a result of the DISI instruction.

**Note:** The DISI instruction can be used to quickly disable all user interrupt sources if no source is assigned to CPU priority level 7.

#### 6.2.4 Interrupt Operation

All interrupt event flags are sampled during each instruction cycle. A pending Interrupt Request (IRQ) is indicated by the flag bit being equal to a '1' in an IFSx register. The IRQ will cause an interrupt to occur if the corresponding bit in the Interrupt Enable (IECx) registers is set. For the rest of the instruction cycle in which the IRQ is sampled, the priorities of all pending interrupt requests are evaluated.

No instruction will be aborted when the CPU responds to the IRQ. The instruction that was in progress when the IRQ is sampled will be completed before the ISR is executed.


If there is a pending IRQ with a user-assigned priority level greater than the current processor priority level, indicated by the IPL<2:0> status bits (SR<7:5>), an interrupt will be presented to the processor. The processor then saves the following information on the software stack:

- the current PC value
- the low byte of the Processor Status register (SRL)
- the IPL3 status bit (CORCON<3>)

These three values that are saved on the stack allow the return PC address value, MCU status bits, and the current processor priority level to be automatically saved.

After the above information is saved on the stack, the CPU writes the priority level of the pending interrupt into the IPL<2:0> bit locations. This action will disable all interrupts of less than, or equal priority, until the Interrupt Service Routine (ISR) is terminated using the RETFIE instruction.





#### 6.2.4.1 Return from Interrupt

The RETFIE (Return from Interrupt) instruction will unstack the PC return address, IPL3 status bit and SRL register to return the processor to the state and priority level prior to the interrupt sequence.

6

#### 6.2.4.2 Interrupt Nesting

Interrupts, by default, are nestable. Any ISR that is in progress may be interrupted by another source of interrupt with a higher user-assigned priority level. Interrupt nesting may be optionally disabled by setting the NSTDIS control bit (INTCON1<15>). When the NSTDIS control bit is set, all interrupts in progress will force the CPU priority to level 7 by setting IPL<2:0> = 111. This action will effectively mask all other sources of interrupt until a RETFIE instruction is executed. When interrupt nesting is disabled, the user-assigned interrupt priority levels will have no effect, except to resolve conflicts between simultaneous pending interrupts.

The IPL<2:0> bits become read only when interrupt nesting is disabled. This prevents the user software from setting IPL<2:0> to a lower value, which would effectively re-enable interrupt nesting.

### 6.2.5 Wake-up from Sleep and Idle

Any source of interrupt that is individually enabled, using its corresponding control bit in the IECx registers, can wake-up the processor from Sleep or Idle mode. When the interrupt status flag for a source is set and the interrupt source is enabled via the corresponding bit in the IEC Control registers, a wake-up signal is sent to the dsPIC30F CPU. When the device wakes from Sleep or Idle mode, one of the following actions may occur:

- 1. If the interrupt priority level for that source is greater than the current CPU priority level, then the processor will process the interrupt and branch to the ISR for the interrupt source.
- If the user-assigned interrupt priority level for the source is less than or equal the current CPU priority level, then the processor will simply continue execution, starting with the instruction immediately following the PWRSAV instruction that previously put the CPU in Sleep or Idle mode.

**Note:** User interrupt sources that are assigned to CPU priority level 0 cannot wake the CPU from Sleep or Idle mode, because the interrupt source is effectively disabled. To use an interrupt as a wake-up source, the CPU priority level for the interrupt must be assigned to CPU priority level 1 or greater.

### 6.2.6 A/D Converter External Conversion Request

The INT0 external interrupt request pin is shared with the A/D converter as an external conversion request signal. The INT0 interrupt source has programmable edge polarity, which is also available to the A/D converter external conversion request feature.

### 6.2.7 External Interrupt Support

The dsPIC30F supports up to 5 external interrupt pin sources (INT0-INT4). Each external interrupt pin has edge detection circuitry to detect the interrupt event. The INTCON2 register has five control bits (INT0EP-INT4EP) that select the polarity of the edge detection circuitry. Each external interrupt pin may be programmed to interrupt the CPU on a rising edge or falling edge event. See **Register 6-4** for further details.

Interrupts


### 6.3 Interrupt Processing Timing

### 6.3.1 Interrupt Latency for One-Cycle Instructions

Figure 6-3 shows the sequence of events when a peripheral interrupt is asserted during a one-cycle instruction. The interrupt process takes four instruction cycles. Each cycle is numbered in the Figure for reference.

The interrupt flag status bit is set during the instruction cycle after the peripheral interrupt occurs. The current instruction completes during this instruction cycle. In the second instruction cycle after the interrupt event, the contents of the PC and SRL registers are saved into a temporary buffer register. The second cycle of the interrupt process is executed as a NOP to maintain consistency with the sequence taken during a two-cycle instruction (see Section 6.3.2 "Interrupt Latency for Two-Cycle Instructions"). In the third cycle, the PC is loaded with the vector table address for the interrupt source and the starting address of the ISR is fetched. In the fourth cycle, the PC is loaded with the ISR address. The fourth cycle is executed as a NOP while the first instruction in the ISR is fetched.







### 6.3.2 Interrupt Latency for Two-Cycle Instructions


The interrupt latency during a two-cycle instruction is the same as during a one-cycle instruction. The first and second cycle of the interrupt process allow the two-cycle instruction to complete execution. The timing diagram in Figure 6-5 shows the case when the peripheral interrupt event occurs in the instruction cycle prior to execution of the two-cycle instruction.

Figure 6-5 shows the timing when a peripheral interrupt is coincident with the first cycle of a two-cycle instruction. In this case, the interrupt process completes as for a one-cycle instruction (see Section 6.3.1 "Interrupt Latency for One-Cycle Instructions").










### 6.3.3 Returning from Interrupt

The "Return from Interrupt" instruction, RETFIE, exits an interrupt or trap routine.

During the first cycle of a RETFIE instruction, the upper bits of the PC and the SRL register are popped from the stack. The lower 16 bits of the stacked PC value are popped from the stack during the second cycle. The third instruction cycle is used to fetch the instruction addressed by the updated program counter. This cycle executes as a NOP.

Figure 6-6: Return from Interrupt Timing



### 6.3.4 Special Conditions for Interrupt Latency

The dsPIC30F allows the current instruction to complete when a peripheral interrupt source becomes pending. The interrupt latency is the same for both one and two-cycle instructions. However, there are certain conditions that can increase interrupt latency by one cycle, depending on when the interrupt occurs. The user should avoid these conditions if a fixed latency is critical to the application. These conditions are as follows:

- A MOV.D instruction is executed that uses PSV to access a value in program memory space.
- An instruction stall cycle is appended to any two-cycle instruction.
- An instruction stall cycle is appended to any one-cycle instruction that performs a PSV access.
- A bit test and skip instruction (BTSC, BTSS) uses PSV to access a value in the program memory space.

6

### 6.4 Interrupt Control and Status Registers

The following registers are associated with the interrupt controller:

INTCON1, INTCON2 Registers

Global interrupt control functions are derived from these two registers. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the alternate vector table.

#### IFSx: Interrupt Flag Status Registers

All interrupt request flags are maintained in the IFSx registers, where 'x' denotes the register number. Each source of interrupt has a Status bit, which is set by the respective peripherals or external signal and is cleared via software.

• IECx: Interrupt Enable Control Registers

All Interrupt Enable Control bits are maintained in the IECx registers, where 'x' denotes the register number. These control bits are used to individually enable interrupts from the peripherals or external signals.

### IPCx: Interrupt Priority Control Registers

Each user interrupt source can be assigned to one of eight priority levels. The IPC registers are used to set the interrupt priority level for each source of interrupt.

### SR: CPU Status Register

The SR is not specifically part of the interrupt controller hardware, but it contains the IPL<2:0> Status bits (SR<7:5>) that indicate the current CPU priority level. The user may change the current CPU priority level by writing to the IPL bits.

### CORCON: Core Control Register

The CORCON is not specifically part of the interrupt controller hardware, but it contains the IPL3 Status bit which indicates the current CPU priority level. IPL3 is a Read Only bit so that trap events cannot be masked by the user software.

Each register is described in detail on the following pages.

**Note:** The total number and type of interrupt sources will depend on the device variant. Refer to the specific device data sheet for further details.

### 6.4.1 Assignment of Interrupts to Control Registers

The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the same sequence that they are listed in Table 6-2. For example, the INT0 (External Interrupt 0) is shown as having vector number and a natural order priority of '0'. Thus, the INT0IF Status bit is found in IFS0<0>. The INT0 interrupt uses bit 0 of the IEC0 register as its Enable bit and the IPC0<2:0> bits assign the interrupt priority level for the INT0 interrupt.

Register 6-1:	SR: Stat	tus Register	′ (In CPU)							
Upper Byte:										
R-0	R-0	R/C-0	R/C-0	R-0	R/0	C-0	R-0	) R	-0	
OA	OB	SA	SB	OAB	SA	λB	DA	\ D	C	
bit 15									bit 8	
	Lower I	Byte:								
	R/W-0	0 R/W-	-0 R/W-	-0 F	R-0	R/	′W-0	R/W-0	R/W-0	R/W-0
		IPL<2	:0>		RA		Ν	OV	Z	С

bit 7-5 IPL<2:0>: CPU Interrupt Priority Level Status bits

bit 7

111 = CPU interrupt priority level is 7 (15). User interrupts disabled.

- 110 = CPU interrupt priority level is 6 (14)
- 101 = CPU interrupt priority level is 5 (13)
- 100 = CPU interrupt priority level is 4 (12)
- 011 = CPU interrupt priority level is 3 (11)
- 010 = CPU interrupt priority level is 2 (10)
- 001 = CPU interrupt priority level is 1 (9)
- 000 = CPU interrupt priority level is 0 (8)
  - **Note 1:** The IPL<2:0> bits are concatenated with the IPL<3> bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the IPL if IPL<3> = 1.
    - 2: The IPL<2:0> status bits are read only when NSTDIS = 1 (INTCON1<15>).

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	C = Bit can be cleared
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

#### Register 6-2: CORCON: Core Control Register

Upper Byt	e:						
U-0	U-0	U-0	R/W-0	R/W-0	R-0	R-0	R-0
_	_	_	US	EDT		DL<1:0>	
bit 15							bit 8

Lower Byte	ə:						
R/W-0	R/W-0	R/W-1	R/W-0	R/C-0	R/W-0	R/W-0	R/W-0
SATA	SATB	SATDW	ACCSAT	IPL3	PSV	RND	IF
bit 7							bit 0

bit 3 **IPL3:** CPU Interrupt Priority Level Status bit 3

1 = CPU interrupt priority level is greater than 7

0 = CPU interrupt priority level is 7 or less

**Note 1:** The IPL3 bit is concatenated with the IPL<2:0> bits (SR<7:5>) to form the CPU interrupt priority level.

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'	C = Bit can be cleared
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Interrupts

bit 0

Upper By	rte:										
R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/\	N-0	R/\	W-0		
NSTDIS	_	_	_	—	OVATE	OV	BTE	CO	VTE		
bit 15									bit 8		
	Lower B	yte:									
	U-0	U-0	U-0	R/W-0	R/W-0	)	R/W	/-0	R/W-0		U-0
		—	_	MATHERR	ADDRE	RR	STKE	ERR	OSCFA	IL	—
	bit 7										bit (
bit 15	NSTDIS: Interr										
	1 = Interrupt ne	•									
L:1 4 4 4 4	0 = Interrupt ne	•									
	Unimplemente										
bit 10	<b>OVATE:</b> Accum 1 = Trap overflo			nable bit							
	0 = Trap disable										
bit 9	OVBTE: Accun		erflow Trap E	nable bit							
	1 = Trap overflo										
	0 = Trap disable	ed									
bit 8	COVTE: Catas										
	1 = Trap on cat		erflow of Accu	umulator A or	B enabled	1					
bit 7-5	0 = Trap disabl		<u>`</u>								
bit 4	<b>MATHERR:</b> Ari										
	0 = Overflow tra	•									
bit 3	ADDRERR: Ad	-		t							
	1 = Address er		•								
	0 = Address er	ror trap has n	ot occurred								
bit 2	STKERR: Stac										
	1 = Stack error										
<b>bit 1</b>	0 = Stack error	-		h:+							
bit 1	<b>OSCFAIL:</b> Osc 1 = Oscillator fa		•	DIL							
	0 = Oscillator fa	•		d							
bit 0	Unimplemente	-									
	-										
	Legend:										
	R = Readable I	oit	W = Writ	able bit	U = Uni	mplen	nented	l bit, re	ead as '0'		
						•					

'1' = Bit is set

'0' = Bit is cleared

-n = Value at POR

x = Bit is unknown

Jpper B	vto:								
R/W-0	-	U-0	U-0	U-0	U-0	U-(	יו ר	-0	
ALTIVT		0-0	0-0	0-0	0-0	0-0	, 0	-0	
oit 15	DIGI						_	bit 8	
								bito	
	Lower B	vte:							
	U-0	, U-0	U-0	R/V	V-0	R/W-0	R/W-0	R/W-0	R/W-0
			_	INT4	1EP I	NT3EP	INT2EP	INT1EP	INT0EP
	bit 7		•		•			•	bit 0
oit 15	ALTIVT: Enable /	Alternate Int	errupt Vector	Table bit					
	1 = Use alternate								
	0 = Use standard	. ,							
oit 14	DISI: DISI Instru								
	1 = DISI instruct 0 = DISI is not a		;						
oit 13-5	Unimplemented		۱,						
bit 4	INT4EP: Externa			Polarity So	loct bit				
<i>n</i> t 4	1 = Interrupt on n								
	0 = Interrupt on p	• •							
oit 3	INT3EP: Externa	I Interrupt 3	Edge Detect	Polarity Se	lect bit				
	1 = Interrupt on n			-					
	0 = Interrupt on p	•							
oit 2	INT2EP: Externa			Polarity Se	lect bit				
	1 = Interrupt on n								
	0 = Interrupt on p	•			la at hit				
oit 1	INT1EP: Externa 1 = Interrupt on n			Polanty Se	lect bit				
	0 = Interrupt on p								
oit O	INT0EP: Externa	•		Polarity Se	lect bit				
	1 = Interrupt on n			· · · <b>,</b> · ·					
	0 = Interrupt on p	ositive edg	e						
	Legend: R = Readable bit		W = Writa				ented bit, re		

'1' = Bit is set

'0' = Bit is cleared

Interrupts

-n = Value at POR

x = Bit is unknown

Upper By	te:				-						
R/W-0		R/W-0		R/W-0	R/	N-0 F	R/W-0 R/	W-0 R/W	/-0 R/V	V-0	
CNIF		MI2CIF		SI2CIF	NV	MIF	ADIF U1	TXIF U1R	XIF SPI	1IF	
bit 15										bit 8	
		Lowe	-	te:							
		R/V		R/W-		R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
		Т3	IF	T2IF		OC2IF	IC2IF	T1IF	OC1IF	IC1IF	INTOIF
		bit 7									bit 0
bit 15	1 =	Interrupt	eque	ge Notifica est has occ est has not	curred		bit				
	1 =	Interrupt	eque	Collision Fl est has occ est has not	curred						
bit 13	1 =	Interrupt	eque	fer Comple est has occ est has not	curred		Status bit				
	NVI 1 =	MIF: Non- Interrupt	Volat eque		y Writ curred	e Complete	e Interrupt Fla	ag Status bit			
bit 11	1 =	Interrupt	eque	sion Comp est has occ est has not	curred	•	ag Status bit				
bit 10	<b>U11</b> 1 =	<b>XIF:</b> UAF Interrupt	T1 T eque		Interr curred	upt Flag Sl	atus bit				
	1 =	Interrupt	eque	Receiver Ir est has occ est has not	curred		us bit				
bit 8	1 =	Interrupt	eque	rupt Flag s est has occ est has not	curred						
bit 7	1 =	Interrupt	eque	rupt Flag S est has occ est has not	curred						
bit 6	1 =	Interrupt	eque	rupt Flag S est has occ est has not	curred						
bit 5	1 =	Interrupt	eque	mpare Ch est has occ est has not	curred	-	Flag Status t	bit			
bit 4	IC2 1 =	IF: Input ( Interrupt	Captu reque		el 2 In curred	terrupt Fla	g Status bit				
bit 3	1 =	Interrupt	eque	rupt Flag S est has occ est has not	curred						
bit 2	1 =	Interrupt	eque	mpare Ch est has occ est has not	curred		Flag Status t	bit			

### Register 6-5: IFS0: Interrupt Flag Status Register 0 (Continued)

- bit 1 IC1IF: Input Capture Channel 1 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
- bit 0 **INTOIF:** External Interrupt 0 Flag Status bit 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Register (		nterrupt Flag	Status Regi	ster 1								
Upper By	/te:											
R/W-0	R/W-0	R/W-0	R/W-0	R/	W-0	R/W-	0	R/W-0	R/V	V-0		
IC6IF	IC5IF	IC4IF	IC3IF	С	1IF	SPI2I	F	U2TXIF	U2F	RXIF		
bit 15										bit 8		
	Lower	-			-							-
	R/W				R/V		R/W	-	R/W-0	R/W		R/W-0
	INT2	2IF T5I	= T4I	F	OC	4IF	003	3IF I	C8IF	IC7	IF	INT1IF
	bit 7											bit 0
bit 15	<b>IC6IF:</b> Input Ca 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	Flag	Status	bit						
bit 14	<b>IC5IF:</b> Input Ca 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	Flag	Status	bit						
bit 13	<b>IC4IF:</b> Input C 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	Flag	Status	bit						
bit 12	<b>IC3IF:</b> Input Ca 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	Flag	Status	bit						
bit 11	<b>C1IF:</b> CAN1 (0 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	tatus I	oit							
bit 10	<b>SPI2IF:</b> SPI2 I 1 = Interrupt re 0 = Interrupt re	equest has oc	curred									
bit 9	U2TXIF: UAR 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	ag Sta	tus bit							
bit 8	<b>U2RXIF:</b> UAR 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	Status	s bit							
bit 7	<b>INT2IF:</b> Extern 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	oit								
bit 6	<b>T5IF:</b> Timer5 In 1 = Interrupt re 0 = Interrupt re	equest has oc	curred									
bit 5	<b>T4IF:</b> Timer4 In 1 = Interrupt re 0 = Interrupt re	equest has oc	curred									
bit 4	<b>OC4IF:</b> Output 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	rupt F	lag Sta	atus bit						
bit 3	<b>OC3IF:</b> Output 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	rupt F	lag Sta	atus bit						
bit 2	<b>IC8IF:</b> Input Ca 1 = Interrupt re 0 = Interrupt re	equest has oc	curred	Flag	Status	bit						

### Register 6-6: IFS1: Interrupt Flag Status Register 1 (Continued)

bit 1	IC7IF: Input Capture Channel 7 Interrupt Flag Status bit
	1 = Interrupt request has occurred
	0 = Interrupt request has not occurred

- bit 0 INT1IF: External Interrupt 1 Flag Status bit
  - 1 = Interrupt request has occurred
     0 = Interrupt request has not occurred

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented b	oit, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

6

Upper By	/te:		-							
U-0	U-0	U-0	R/W-0	R/W	-0 R/	W-0	R/W	/-0 R/\	N-0	
_	_	_	FLTBIF	FLTA	IF L\	/DIF	DC	IF QE	EIIF	
bit 15	·			•					bit 8	
	Lower	Byte:								
	R/W		-		R/W-0	-	W-0	R/W-0	R/W-0	R/W-0
	PWM	1IF C2I	F INT	4IF	INT3IF	00	C8IF	OC7IF	OC6IF	OC5IF
	bit 7									bit 0
hit 15-13	Unimplement	ed: Read as	'∩'							
	FLTBIF: Fault			us hit						
	1 = Interrupt re									
	0 = Interrupt re	equest has no	ot occurred							
bit 11	FLTAIF: Fault	•	•	us bit						
	1 = Interrupt re 0 = Interrupt re									
bit 10	LVDIF: Progra	•		oct Interr	unt Elan (	Statue	hit			
	1 = Interrupt re				uptilag	Jiaius	υn			
	0 = Interrupt re									
bit 9	DCIIF: Data C			t Flag St	atus bit					
	1 = Interrupt re									
bit 8	0 = Interrupt re	-			og Statur	hit				
DILO	<b>QEIIF:</b> Quadra 1 = Interrupt re			enuptri	ay Status	DIL				
	0 = Interrupt re	•								
bit 7	PWMIF: Motor	Control Puls	e Width Mod	ulation I	nterrupt F	lag Sta	atus bit			
	1 = Interrupt re	•								
1.11.0	0 = Interrupt re	-								
bit 6	<b>C2IF:</b> CAN2 (0 1 = Interrupt re			Status Di						
	0 = Interrupt re									
bit 5	INT4IF: Extern	-		bit						
	1 = Interrupt re	equest has o	ccurred							
	0 = Interrupt re									
		al Interrupt 3	Flag Status	bit						
bit 4										
bit 4	1 = Interrupt re	equest has o	ccurred							
	1 = Interrupt re 0 = Interrupt re	equest has or equest has no	ccurred ot occurred	rrupt Fla	a Status I	oit				
bit 4 bit 3	1 = Interrupt re 0 = Interrupt re <b>OC8IF:</b> Output 1 = Interrupt re	equest has or equest has no t Compare C equest has or	ccurred ot occurred hannel 8 Inte ccurred	rrupt Fla	g Status I	bit				
	1 = Interrupt re 0 = Interrupt re <b>OC8IF:</b> Output 1 = Interrupt re 0 = Interrupt re	equest has or equest has no t Compare C equest has or equest has no	ccurred of occurred hannel 8 Inte ccurred of occurred	·	-					
	1 = Interrupt re 0 = Interrupt re <b>OC8IF:</b> Output 1 = Interrupt re	equest has or equest has no t Compare C equest has or equest has no t Compare C	ccurred of occurred hannel 8 Inte ccurred of occurred hannel 7 Inte	·	-					

### Register 6-7: IFS2: Interrupt Flag Status Register 2 (Continued)

- bit 1 OC6IF: Output Compare Channel 6 Interrupt Flag Status bit 1 = Interrupt request has occurred 0 = Interrupt request has not occurred
- bit 0 OC5IF: Output Compare Channel 5 Interrupt Flag Status bit 1 = Interrupt request has occurred
  - 0 = Interrupt request has not occurred

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Upper By	yte:															
R/W-0		R/W-0	F	R/W-0	R/W	/-0	R/\	N-0	R/V	V-0	R/W	-0	R/V	V-0		
CNIE		MI2CIE	S	SI2CIE	NVN	1IE	A	DIE	U1T	XIE	U1RX	KIE	SPI	1IE		
bit 15														bit 8		
		Lowe	r Byt	e:												
		R/V		R/W-	)	R/W		R/\	V-0	R/	W-0	R/V		R/W		R/W-0
		T3	IE	T2IE		OC2	IE	IC	2IE	Т	1IE	OC	1IE	IC1	IE	INT0IE
		bit 7														bit
bit 15	1 =	IIE: Input C Interrupt r	eque	st enabled	l	errupt	Enab	le bit								
bit 14	1 =	2CIE: I <sup>2</sup> C E Interrupt r Interrupt r	eque	st enabled		Enabl	e bit									
bit 13	SI2 1 =	<b>CIE:</b> I <sup>2</sup> C T Interrupt r	ransf eque	er Comple st enabled	ete Inte	rrupt l	Enable	e bit								
bit 12	NV 1 =	MIE: Non-' Interrupt r	Volati eque	ile Memor st enabled	/ Write	Com	olete I	nterru	pt Ena	ble b	it					
bit 11	1 =	IE: A/D Co Interrupt r Interrupt r	eque	st enabled	l	terrup	t Enal	ole bit								
bit 10	1 =	TXIE: UAR Interrupt r Interrupt r	eque	st enabled	l	pt En	able b	it								
bit 9	1 =	RXIE: UAF Interrupt r	eque	st enabled	I .	Enab	le bit									
bit 8	1 =	IIE: SPI1 Interrupt r	eque	st enabled	l											
bit 7	1 =	IE: Timer3 Interrupt r	eque	st enabled	l											
bit 6	1 =	IE: Timer2 Interrupt r	eque	st enabled	l											
bit 5	1 =	<b>2IE:</b> Output Interrupt r	eque	st enabled	l	lnter	rupt E	nable	bit							
bit 4	IC2 1 =	2IE: Input C Interrupt r Interrupt r	Captu eque	re Channe st enableo	el 2 Inte I	errupt	Enabl	e bit								
bit 3	<b>T1</b> 1 =	IE: Timer1 Interrupt r	Interr eque	upt Enabl st enabled	e bit I											
bit 2	<b>OC</b> 1 =	<b>1IE:</b> Output Interrupt r	ut Coi eque	mpare Ch st enableo	annel 1 I	Inter	rupt E	nable	bit							

#### Register 6-8: IEC0: Interrupt Enable Control Register 0 (Continued)

bit 1	IC1IE: Input Capture Channel 1 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

- bit 0 INTOIE: External Interrupt 0 Enable bit
  - 1 = Interrupt request enabled0 = Interrupt request not enabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Interrupts

Upper By	/te:											]	
R/W-0		R/W-0		R/W-0	R/W-	-0	R/W-0	R/W	V-0 F	R/W-0	R/V	N-0	
IC6IE		IC5IE		IC4IE	IC3I	E	C1IE	SPI	2IE U	2TXIE	U2F	RXIE	
bit 15												bit 8	
		Lowe	-		•		-						
		R/V		R/W-	1	R/W-0		W-0	R/W-0		2/W-0	R/W-0	R/W-0
		INT	2IE	T5IE		T4IE	00	C4IE	OC3IE		C8IE	IC7IE	INT1IE
		bit 7											bit
bit 15	1 =	GIE: Input ( Interrupt	reque	st enable	b	rrupt Ei	nable bit						
bit 14	1 =	Interrupt	reque	st enable	b	rrupt Ei	nable bit						
bit 13	1 =	IIE: Input ( Interrupt   Interrupt	reque	st enable	b	rrupt Ei	nable bit						
bit 12	1 =	IE: Input ( Interrupt )	reque	st enable	b	rrupt Ei	nable bit						
bit 11	1 =	IE: CAN1	reque	st enable	d .	nable b	it						
bit 10	1 =	I2IE: SPI2	reque	st enable	b								
bit 9	1 =	TXIE: UAF Interrupt	reque	st enable	d.	ot Enab	le bit						
bit 8	1 =	RXIE: UAF Interrupt	reque	st enable	d .	Enable	bit						
bit 7	1 =	<b>2IE:</b> Extent Interrupt	reque	st enable	b	oit							
bit 6	1 =	E: Timer5	reque	st enable	b								
bit 5	1 =	E: Timer4 Interrupt	reque	st enable	b								
bit 4	1 =	<b>4IE:</b> Output Interrupt	reque	st enable	b	Interru	ot Enable	e bit					
bit 3	1 =	<b>3IE:</b> Output Interrupt	reque	st enable	b	Interru	ot Enable	e bit					
bit 2	IC8 1 =	BIE: Input ( Interrupt )	Captu reque	re Channe st enable	el 8 Inte	rrupt Ei	nable bit						

### Register 6-9: IEC1: Interrupt Enable Control Register 1 (Continued)

- bit 1 IC7IE: Input Capture Channel 7 Interrupt Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled
- bit 0 INT1IE: External Interrupt 1 Enable bit
  - 1 = Interrupt request enabled
  - 0 = Interrupt request not enabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Upper By	/te:								
U-0	U-0	U-0	R/W-0	R/W-0	R/W-	0 R/W	/-0 F	R/W-0	
_	—	_	FLTBIE	FLTAIE	LVDI	E DC	IIE C	QEIIE	
bit 15								bit 8	
	Laward	Dutai							
	Lower I R/W-0	-	-0 R/W		V-0	R/W-0	R/W-0	R/W-0	R/W-0
	PWMI				3IE	OC8IE	OC7IE		OC5IE
	bit 7					OOOIL	OUTL	COUL	bit (
bit 15-13	Unimplemente	d: Read as	ʻ0 <b>'</b>						
bit 12	FLTBIE: Fault E			it					
	1 = Interrupt rec	•							
bit 11	0 = Interrupt red FLTAIE: Fault A								
	1 = Interrupt red								
	0 = Interrupt red	•							
bit 10	LVDIE: Program			ect Interrupt	Enable b	oit			
	1 = Interrupt red 0 = Interrupt red	•							
bit 9	DCIIE: Data Co	•		t Enabla bit					
DIL 9	1 = Interrupt red								
	0 = Interrupt red	•							
bit 8	QEIIE: Quadrat			errupt Enabl	e bit				
	1 = Interrupt red	•							
bit 7	<ul><li>0 = Interrupt red</li><li>PWMIE: Motor</li></ul>	•		ulation Intor	unt Eng	blo bit			
	1 = Interrupt red				αρι Επα				
	0 = Interrupt red	•							
bit 6	<b>C2IE:</b> CAN2 (C			e bit					
	1 = Interrupt red 0 = Interrupt red								
bit 5	INT4IE: Externa	-							
DILD	1 = Interrupt red								
	0 = Interrupt red	•							
bit 4	INT3IE: Externa								
	1 = Interrupt rec								
bit 3	<ul><li>0 = Interrupt red</li><li>OC8IE: Output</li></ul>	•		rrunt Enchlo	hit				
DILS	1 = Interrupt red			nupt Enable	DIL				
	0 = Interrupt red								
bit 2	OC7IE: Output			rrupt Enable	bit				
	1 = Interrupt red 0 = Interrupt red								
		Juest not en							

### Register 6-10: IEC2: Interrupt Enable Control Register 2 (Continued)

bit 1	OC6IE: Output Compare Channel 6 Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

bit 0 **OC5IE:** Output Compare Channel 5 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

Upper B	-								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1			R/W-0	
		T1IP<2:0>				OC1IP<	<2:0>	h:# 0	
bit 15								bit 8	
	Lower	r Byte:							
	U-(	-	1 R/W-	0 R/\	V-0	U-0	R/W-1	R/W-0	R/W-0
		-	IC1IP<2			_		INT0IP<2:0>	
	bit 7								bit 0
bit 15	Unimplement	ed: Read as '	)'						
bit 14-12	T1IP<2:0>: Ti								
	111 = Interrup	ot is priority 7 (i	nignest priorit	y interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1 ot source is dis	abled						
bit 11	Unimplement								
bit 10-8	OC1IP<2:0>:			Interrupt P	riority bit	S			
	111 = Interrup					-			
	•								
	•								
	001 = Interrup	ot is priority 1							
	000 = Interrup	ot source is dis	abled						
bit 7	Unimplement								
bit 6-4	IC1IP<2:0>: In				ty bits				
	111 = Interrup	n is priority 7 (i	lignest priorit	y menupi)					
	•								
		tio priority 1							
	001 = Interrup 000 = Interrup		abled						
bit 3	Unimplement								
bit 2-0	INT0IP<2:0>:			bits					
	111 = Interrup	ot is priority 7 (ł	nighest priorit	y interrupt)					
	•								
	•								
	001 = Interrup								
	000 = Interrup	ot source is dis	abled						
	Legend:								
	R = Readable	h it	W = Writa	abla bit		Jnimpleme	ntad hit	read as (O'	
							1110011111	rean as n	

Upper By									
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0		V-0	
		T3IP<2:0>		—		T2IP<2:0	>		
bit 15								bit 8	
		. D. 4.							
	Lower	r <b>Byte:</b> 0	1 R/W	-0 R/V	V O		2/W-1	R/W-0	R/W-0
	0-0	J R/VV-	OC2IP<		<u>v-u</u>	U-0 R	/ / / / /	IC2IP<2:0>	R/W-U
	bit 7	-	UC2IF \	2.0-		_		10217 \2.02	bit (
	bit 1								DIL
bit 15	Unimplement	ed: Read as '	)'						
	T3IP<2:0>: Tir								
	111 = Interrup			ty interrupt)					
	•								
	•								
	• 001 = Interrup	nt is priority 1							
	000 = Interrup		abled						
bit 11	Unimplement								
bit 10-8	T2IP<2:0>: Tir								
	111 = Interrup			ty interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1							
	000 = Interrup	• •	abled						
bit 7	Unimplement	ed: Read as '	)'						
bit 6-4	OC2IP<2:0>:	Output Compa	re Channel 2	2 Interrupt P	riority bits	6			
	111 = Interrup	ot is priority 7 (ł	nighest priori	ty interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1							
	000 = Interrup	t source is dis	abled						
bit 3	Unimplement	ed: Read as '	)'						
bit 2-0	IC2IP<2:0>: Ir				y bits				
	111 = Interrup	ot is priority 7 (I	nighest priori	ty interrupt)					
	•								
	•								
	001 = Interrup								
	000 = Interrup	t source is dis	abled						
	Legend:								
	R = Readable		W = Writ			nimplemente			
	-n = Value at F	POR	'1' = Bit i	s set	'O' = F	Bit is cleared	х	c = Bit is unkn	own

Interrupts

Upper B	syte:								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1			R/W-0	
		ADIP<2:0>				U1TXIP•	<2:0>		
bit 15								bit 8	
		r Byte:							
	U-	-	1 R/W-0	) R/V	V-0	U-0	R/W-	1 R/W-0	R/W-0
		-	U1RXIP<			_	1011	SPI1IP<2:0>	
	bit 7								bit (
bit 15	Unimplement	ted: Read as '	0'						
bit 14-12	ADIP<2:0>: A				rity bits				
		ot is priority 7 (I	highest priority	/ interrupt)					
	•								
	•								
	001 = Interrup		مامام						
bit 11	-	ot source is dis t <b>ed:</b> Read as '							
bit 10-8	-	JART1 Transm		Priority bite					
DIL 10-0		ot is priority 7 (l			0				
	•		<b>J</b>	,					
	•								
	• 001 = Interrup	ot is priority 1							
		ot source is dis	abled						
bit 7	Unimplement	ted: Read as '	0'						
bit 6-4		: UART1 Rece			6				
	111 = Interrup	ot is priority 7 (I	highest priority	/ interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1 ot source is dis	ablad						
bit 3		ted: Read as '							
bit 2-0		SPI1 Interrupt							
511 2-0		ot is priority 7 (l		/ interrupt)					
	•		0						
	•								
	001 = Interrup	ot is priority 1							
		ot source is dis	abled						
	Legend:								
	R = Readable		W = Writa			-		t, read as '0'	
	-n = Value at	POR	'1' = Bit is	set	'0' = I	Bit is cleare	ed	x = Bit is unkr	lown

Upper By	/te:							
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1		R/W-0	_
		CNIP<2:0>		—		MI2CIP<2:		
bit 15							bit 8	3
	Lower U-(	r Byte:	1 R/W-		N O			
	0-0	0 R/W-	SI2CIP<		<u>v-u</u>	U-0 R		W-0 R/W-0 IIP<2:0>
	bit 7	-	31201F <	2.02		_		bit
	bit 1							Dit
bit 15	Unimplement	ed: Read as '	0'					
	CNIP<2:0>: In			errupt Prior	ity bits			
	111 = Interrup				- <b>,</b>			
	•							
	•							
	001 = Interrup	ot is priority 1						
	000 = Interrup	ot source is dis	abled					
bit 11	Unimplement							
bit 10-8	MI2CIP<2:0>:							
	111 = Interrup	ot is priority 7 (I	highest priori	ty interrupt)				
	•							
	•							
	001 = Interrup		ablad					
hit 7	000 = Interrup							
bit 7	Unimplement SI2CIP<2:0>:			rrupt Driorit	v bito			
bit 6-4	111 = Interrup				y Dits			
	•		inglicet priori	ly monuply				
	•							
	• 001 = Interrup	nt is priority 1						
	000 = Interrup		abled					
bit 3	Unimplement							
bit 2-0	NVMIP<2:0>:			Interrupt P	riority bits	i		
	111 = Interrup	ot is priority 7 (l	highest priori	ty interrupt)				
	•							
	•							
	001 = Interrup	ot is priority 1						
	000 = Interrup	ot source is dis	abled					
	Lawand							
	Legend: R = Readable	hit	W = Writa	abla bit	11 - 1	Inimplemente	d bit read -	e '0'

Interrupts

Upper By	yte:								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	1 R/W-	0	R/W-0	
		OC3IP<2:0>				IC8IP<	2:0>		
bit 15								bit 8	
		er Byte:							
	U-	-0 R/W-1	R/W-0 IC7IP<2:0	R/W	/-0	U-0	R/W-	1 R/W-0 INT1IP<2	R/W-0
	bit 7	_	1071652.0	/					bit 0
	Dit 7								DIL O
bit 15	Unimplemen	ted: Read as '0'							
	-	Output Compar		nterrupt Pr	iority bit	s			
511112		pt is priority 7 (hi			long bit	•			
	•								
	•								
	001 = Interru	pt is priority 1							
		pt source is disa	bled						
bit 11	Unimplemen	ted: Read as '0'							
bit 10-8		Input Capture Ch			y bits				
	111 = Interru	pt is priority 7 (hi	ighest priority i	nterrupt)					
	•								
	•								
	001 = Interru								
		pt source is disa							
bit 7	-	ted: Read as '0'							
bit 6-4		Input Capture Ch			y bits				
	•	pt is priority 7 (hi	ignest priority i	nterrupt)					
	•								
	•								
	001 = Interru	pt is priority 1 pt source is disa	bled						
bit 3		ited: Read as '0'							
bit 2-0	-	External Interru		te					
DIL 2-0		pt is priority 7 (hi							
	•		0 1 7	1 /					
	•								
	• 001 = Interru	nt is priority 1							
		pt is priority i pt source is disa	bled						
	Legend:								
	R = Readable	e bit	W = Writabl	le bit	U = l	Jnimpleme	nted bi	it, read as '0'	
	-n = Value at	POR	'1' = Bit is s	et	'0' =	Bit is cleare	ed	x = Bit is ur	nknown

Upper By	yte:								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1			W-0	
_		INT2IP<2:0>		—		T5IP<2:	0>		
bit 15								bit 8	
	[-								
	Lowe	r Byte:		0 0/	N O	11.0			
		0 R/W-1	1 R/W- T4IP<2		<u>v-u</u>	U-0	R/W-1	R/W-0 OC4IP<2:0	R/W-0
	bit 7	_	1416 2	.0-				00416 2.0	
	bit 7								bit t
bit 15	Unimplement	ted: Read as '(	)'						
	-	External Interr		bits					
		ot is priority 7 (I							
	•								
	•								
	001 = Interrup	ot is priority 1							
	000 = Interrup	ot source is disa	abled						
bit 11	Unimplement	ted: Read as '	)'						
bit 10-8		mer5 Interrupt							
	111 = Interrup	ot is priority 7 (ł	nighest priorit	y interrupt)					
	•								
	•								
	001 = Interrup	• •							
L :1 <b>-</b> 7	-	ot source is dis							
bit 7	-	ted: Read as '							
bit 6-4		imer4 Interrupt ot is priority 7 (h	•	v interrunt)					
	•		lightest phone	y menupi)					
	•								
	•	at is priority (1							
	001 = Interrup	ot is priority 1	abled						
bit 3	•	ted: Read as '(							
bit 2-0	-	Output Compa		Interrupt P	riority bit	s			
		ot is priority 7 (ł				-			
	•								
	•								
	001 = Interrup	ot is priority 1							
		ot source is disa	abled						
	Legend:								
	R = Readable		W = Writa			Jnimplemen			
	-n = Value at	POR	'1' = Bit is	s set	'0' = I	Bit is cleared	b	x = Bit is unk	nown

Interrupts

Upper B	-								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1			R/W-0	
		C1IP<2:0>				SPI2IP<	2:0>	1.11.0	
bit 15								bit 8	
		r Duto							
	Lower U-(	r <b>Byte:</b> 0	1 R/W-	0 R/W	/_0	U-0	R/W-	1 R/W-0	R/W-0
		-	U2TXIP<		/-0		10/00-	U2RXIP<2	
	bit 7		0217/11 4	2.0*				021011 42	bit (
bit 15	Unimplement	ed: Read as 'd	)'						
bit 14-12	<b>C1IP&lt;2:0&gt;:</b> C	AN1 (Combine	d) Interrupt P	riority bits					
	111 = Interrup	ot is priority 7 (h	nighest priorit	y interrupt)					
	•								
	•								
	001 = Interrup								
	000 = Interrup	ot source is disa	abled						
bit 11	-	ed: Read as '0							
bit 10-8		SPI2 Interrupt							
	111 = Interrup	ot is priority 7 (h	ngnest priorit	y interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1 ot source is disa	abled						
bit 7		ed: Read as '0							
bit 6-4	-	: UART2 Trans		nt Priority h	ite				
511 0 4		ot is priority 7 (h			10				
	•								
	•								
	• 001 = Interrup	ot is priority 1							
		ot source is disa	abled						
bit 3	Unimplement	ed: Read as '	)'						
bit 2-0		: UART2 Rece							
	111 = Interrup	ot is priority 7 (h	nighest priorit	y interrupt)					
	•								
	•								
	001 = Interrup								
	000 = Interrup	ot source is disa	abled						
	Logondi								
	Legend: R = Readable	hit	W = Writa	bla hit	11 - 1	Inimplomer	ntad hii	t, read as '0'	
						-			known
	-n = Value at F	POR	'1' = Bit is	set		Bit is cleare		x = Bit is ur	hknow

Upper By	/te:								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R	/W-0	
_		IC6IP<2:0>				IC5IP<2	:0>		
bit 15								bit 8	
		e <b>r Byte:</b> -0	1 R/W-	0 04	V-0	U-0	R/W-1	R/W-0	R/W-0
	0.	-0 R/W-	IC4IP<		<u>v-u</u>	0-0	R/ VV- I	IC3IP<2:0>	R/W-0
	bit 7		10411 12	2.02		_		10311 \2.02	bit (
	SIC 7								bit t
bit 15	Unimplemen	ted: Read as '	)'						
bit 14-12	-	Input Capture C		errupt Priori	ty bits				
		pt is priority 7 (I			5				
	•								
	•								
	001 = Interru	pt is priority 1							
	000 = Interru	pt source is dis	abled						
bit 11	Unimplemen	nted: Read as '	)'						
bit 10-8		Input Capture C			ty bits				
	111 = Interru	pt is priority 7 (I	highest priori	ty interrupt)					
	•								
	•								
		pt is priority 1	- h l - d						
L:1 7		pt source is dis							
bit 7	-	ted: Read as '		a maria da ta da mila mi	h / hite				
bit 6-4		Input Capture C pt is priority 7 (I		•	ly Dits				
	•		ingricot priori	ty interrupt)					
	•								
	•	nt io priority 1							
	001 = Interru 000 = Interru	pt is priority i pt source is dis	abled						
bit 3		nted: Read as '							
bit 2-0	-	Input Capture C		errupt Priori	tv bits				
		pt is priority 7 (I			<b>,</b>				
	•								
	•								
	001 = Interru	pt is priority 1							
		pt source is dis	abled						
	-								
	Legend:								
	R = Readable		W = Writ			Inimplement			
	-n = Value at	POR	'1' = Bit i	s set	'O' = E	Bit is cleared	t l	x = Bit is unkn	own

6

Upper By	yte:								
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W	/-0	
—		OC8IP<2:0>		—		OC7IP<2:	0>		
bit 15								bit 8	
	<b></b>								
		r Byte:							
	U-	0 R/W-1			V-0	U-0 F	R/W-1	R/W-0	R/W-0
		-	OC6IP<	2:0>			(	OC5IP<2:0>	hit (
	bit 7								bit C
bit 15	Unimplement	ted: Read as '0	,						
	-	Output Compar		R Interrunt P	riority hite				
511 14-12		ot is priority 7 (h			nonty bits				
	•		•						
	•								
	• 001 = Interrup	nt is priority 1							
		ot source is disa	bled						
bit 11	Unimplement	ted: Read as '0	,						
bit 10-8	OC7IP<2:0>:	Output Compar	re Channel 7	7 Interrupt P	riority bits				
	111 = Interrup	ot is priority 7 (h	ighest priori	ty interrupt)					
	•								
	•								
	001 = Interrup	ot is priority 1							
	000 = Interrup	ot source is disa	bled						
bit 7	Unimplement	ted: Read as '0	,						
bit 6-4		Output Compar			riority bits				
	111 = Interrup	ot is priority 7 (h	ighest priori	ty interrupt)					
	•								
	•								
	001 = Interrup		la la al						
1.1.0	-	ot source is disa							
bit 3	•	ted: Read as '0							
bit 2-0		Output Compar ot is priority 7 (h			riority bits				
	•		ignest priori	ty interrupt)					
	•								
	•								
	001 = Interrup 000 = Interrup	ot is priority 1 ot source is disa	bled						
	- <b>i</b>								
	Legend:								
	R = Readable	bit	W = Writ	able bit	U = U	nimplemente	ed bit, rea	ad as '0'	
	-n = Value at I		'1' = Bit i			Bit is cleared		= Bit is unkno	

Upper By	/te:														
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	) R	/W-0							
_		PWMIP<2:0>		—		C2IP<2	2:0>								
bit 15								bit 8							
		er Byte:													
	U	I-0 R/W-1			V-0	U-0	R/W-1	R/W-0	R/W-0						
	-	_	INT4IP<	<2:0>				INT3IP<2:0>							
	bit 7								bit (						
L:1 4 F			,												
bit 15		nted: Read as '0		Madulation	Interview		_								
DIT 14-12		Hotor Control pt is priority 7 (h			interrupt	Priority Dia	5								
	•		igneet prior	ity interrupt)											
	•														
	• 001 = Interrupt is priority 1														
		ipt is priority i ipt source is disa	abled												
bit 11		•													
	Unimplemented: Read as '0' C2IP<2:0>: CAN2 (Combined) Interrupt Priority bits														
	111 = Interrupt is priority 7 (highest priority interrupt)														
	•														
	•														
	• 001 = Interrupt is priority 1														
		ipt source is disa	abled												
bit 7	Unimplemen	nted: Read as '0	)'												
bit 6-4	INT4IP<2:0>: External Interrupt 4 Priority bits														
	<ul> <li>111 = Interrupt is priority 7 (highest priority interrupt)</li> <li>•</li> </ul>														
	•														
	•														
	001 = Interrupt is priority 1 000 = Interrupt source is disabled														
		•													
bit 3	-	nted: Read as 'C		1.11.											
bit 2-0	INT3IP<2:0>: External Interrupt 3 Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)														
	<ul> <li>Interrupt is priority / (nignest priority interrupt)</li> <li>•</li> </ul>														
	•														
	• 001 = Interrupt is priority 1														
		ipt is priority i ipt source is disa	abled												
	Legend:														
	R = Readabl	e bit	W = Writ	able bit	U = L	Inimplemer	nted bit,	read as '0'							

Upper By	yte:														
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-			/W-0							
		FLTAIP<2:0>		_		LVDIP	<2:0>	1.1.0							
bit 15								bit 8							
	Lawa	r Duto													
	U-	<b>r Byte:</b> 0 R/W- <sup>-</sup>	1 R/W-	0 R/\	N-0	U-0	R/W-1	R/W-0	R/W-0						
		_	DCIIP<2		<u>v-o</u>		10/00-1	QEIIP<2:0>	10,00-0						
	bit 7		20111 2					Q2 2.0	bit (						
bit 15	Unimplemen	ted: Read as 'd	)'												
bit 14-12	FLTAIP<2:0>	: Fault A Input	Interrupt Prior	rity bits											
	111 = Interrup	ot is priority 7 (h	nighest priorit	y interrupt)											
	•														
	•														
	001 = Interrupt is priority 1														
	000 = Interrup	ot source is disa	abled												
bit 11	Unimplemen	ted: Read as 'O	)'												
bit 10-8	LVDIP<2:0>: Programmable Low Voltage Detect Interrupt Priority bits														
	111 = Interrupt is priority 7 (highest priority interrupt)														
	•														
	•														
	001 = Interrupt is priority 1														
	000 = Interrupt source is disabled Unimplemented: Read as '0'														
bit 7	-														
bit 6-4	<b>DCIIP&lt;2:0&gt;:</b> Data Converter Interface Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)														
	<ul> <li>Interrupt is priority 7 (ingrest priority interrupt)</li> </ul>														
	•														
	•														
	001 = Interrupt is priority 1 000 = Interrupt source is disabled														
hit 2	Unimplemented: Read as '0'														
bit 3 bit 2-0	-			o Intorrunt	Driority	site									
DIL 2-0	<b>QEIIP&lt;2:0&gt;:</b> Quadrature Encoder Interface Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)														
	•														
	•														
	• 001 <b>– Interru</b>	• 001 = Interrupt is priority 1													
		ot source is disa	abled												
	Legend:														
	R = Readable		W = Writa			-		read as '0'							
	-n = Value at		'1' = Bit is	e e e e e e e e e e e e e e e e e e e	'∩' <b>–</b>	Bit is clear	bor	x = Bit is unkn							

U = Unimplemented bit, read as '0'

x = Bit is unknown

'0' = Bit is cleared

Register 6-	22:	IPC11: I	nteri	rupt Prie	ority	Control	l Reg	ister	11								
Upper Byte	e:															]	
U-0		U-0	I	U-0	ι	J-0	I	U-0		U-0		U-0		U	J-0		
		_				_		_		_		_		-	_		
bit 15															bit 8		
																_	
		Lower	Byte	:													
		U-0 U-0		-0 l		)		U-0		U-0		R/W	/-1	R/W-0		R/W-0	
				_	·         _			_							FLTBIP<2:0		>
		bit 7															bit 0
bit 15-3 <b>L</b>	Jnim	olemente	<b>d:</b> R	ead as '	0'												
		P<2:0>: I Interrupt		•		•			t)								

W = Writable bit

'1' = Bit is set

Interrupts

6

001 = Interrupt is priority 1 000 = Interrupt source is disabled

Legend:

R = Readable bit

-n = Value at POR

### 6.5 Interrupt Setup Procedures

### 6.5.1 Initialization

To configure a source of interrupt, follow the steps given below:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx Control register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

**Note:** At a device Reset, the IPC registers are initialized, such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt flag status bit associated with the peripheral in the associated IFSx Status register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx Control register.

### 6.5.2 Interrupt Service Routine

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., C or assembler) and the language development tool suite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

### 6.5.3 Trap Service Routine

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

### 6.5.4 Interrupt Disable

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value 0xE0 with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-level 15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6, for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.

### 6.6 Register Map

#### Table 6-3: Special Function Registers Associated with Interrupt Controller

Table 0-3	-3. Special Function Registers Associated with interrupt Controller																			
SFR Name	ADR	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	Reset State		
INTCON1	0080	NSTDIS	_	_	_	_	OVATE	OVBTE	COVTE	_	_	_	MATHERR	ADDRERR	STKERR	OSCFAIL	_	0000	0000 00	00 0000
INTCON2	0082	ALTIVT	DISI	_	_	_	_	-	_	_	_	_	INT4EP	INT3EP	INT2EP	INT1EP	INT0EP	0000	0000 00	00 0000
IFT0IF	0084	CNIF	MI2CIF	SI2CIF	NVMIF	ADIF	U1TXIF	U1RXIF	SPI1IF	T3IF	T2IF	OC2IF	IC2IF	T1IF	OC1IF	IC1IF	INT0	0000	0000 00	00 0000
IFS1	0086	IC6IF	IC5IF	IC4IF	IC3IF	C1IF	SPI2IF	U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	IC8IF	IC7IF	INT1IF	0000	0000 00	00 0000
IFS2	0088	_	_	_	FLTBIF	FLTAIF	LVDIF	DCIIF	QEIIF	PWMIF	C2IF	INT4IF	INT3IF	OC8IF	OC7IF	OC6IF	OC5IF	0000	0000 00	00 0000
IEC0	008C	CNIE	MI2CIE	SI2CIE	NVMIE	ADIE	U1TXIE	U1RXIE	SPI1IE	T3IE	T2IE	OC2IE	IC2IE	T1IE	OC1IE	IC1IE	<b>INTOIE</b>	0000	0000 00	00 0000
IEC1	008E	IC6IE	IC5IE	IC4IE	IC3IE	C1IE	SPI2IE	U2TXIE	U2RXIE	INT2IE	T5IE	T4IE	OC4IE	OC3IE	IC8IE	IC7IE	INT1IE	0000	0000 00	00 0000
IEC2	0090	_	_	_	FLTBIE	FLTAIE	LVDIE	DCIIE	QEIIE	PWMIE	C2IE	INT4IE	INT3IE	OC8IE	OC7IE	OC6IE	OC5IE	0000	0000 00	00 0000
IPC0	0094	—	T1IP<2:0>			- OC1IP<2:0>		>	—	IC1IP<2:0>		_	INT0IP<2:0>		>	0100	0100 01	00 0100		
IPC1	0096	_	٦	T31P<2:0>	>		T2IP<2:0>				OC2IP<2:0>			IC2IP<2:0>			0100	0100 01	00 0100	
IPC2	0098	—	A	ADIP<2:0>	>	_	- U1TXIP<				U1RXIP<2:0>		_	SPI1IP<2:0>		0100	0100 01	00 0100		
IPC3	009A	_	C	CNIP<2:0>	>	_	MI2CIP<2:0>			SI2CIP<2:0>		_	NVMIP<2:0>			0100	0100 01	00 0100		
IPC4	009C	—	0	C3IP<2:0	>	_	IC8IP<2:0>		—	IC7IP<2:0>		_	INT1IP<2:0>			0100	0100 01	00 0100		
IPC5	009E	_	IN	NT2IP<2:0	>		T5IP<2:0>				T4IP<2:0>			OC4IP<2:0>		>	0100	0100 01	00 0100	
IPC6	00A0	_	(	C1IP<2:0>	•		SPI2IP<2:0>		>		U2TXIP<2:0>		<2:0>		U2RXIP<2:0>			0100	0100 01	00 0100
IPC7	00A2	—	10	C6IP<2:0	>	_	IC5IP<2:0>			—	IC4IP<2:0>		2:0>	_	IC3IP<2:0>			0100	0100 01	00 0100
IPC8	00A4	_	OC8IP<2:0>		>	1	OC7IP<2:0>		>			OC6IP<	2:0>		C	)C5IP<2:0>	>	0100	0100 01	00 0100
IPC9	00A6	_	PWMIP<2:0>		)>		— C2IP<2:0>					INT41IP<2:0>			INT3IP<2:0>		>	0100	0100 01	00 0100
IPC10	00A8	_	FI	LTAIP<2:0	>		LVDIP<2:0>		_	DCIIP<2:0>		2:0>		QEIIP<2:0>			0100	0100 0100 0100 0100		
IPC11	00AA	_	_	_	_		—	_	_	—	_	_	_		F	LTBIP<2:0	>	0000	0000 00	00 0100

Note: All interrupt sources and their associated control bits may not be available on a particular device. Refer to the device data sheet for details.

6

Interrupts

### 6.7 Design Tips

### Question 1: What happens when two sources of interrupt become pending at the same time and have the same user-assigned priority level?

**Answer:** The interrupt source with the highest natural order priority will take precedence. The natural order priority is determined by the Interrupt Vector Table (IVT) address for that source. Interrupt sources with a smaller IVT address have a higher natural order priority.

### Question 2: Can the DISI instruction be used to disable all sources of interrupt and traps?

**Answer:** The DISI instruction does not disable traps or priority level 7 interrupt sources. However, the DISI instruction can be used as a convenient way to disable all interrupt sources if no priority level 7 interrupt sources are enabled in the user's application.

### 6.8 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the dsPIC30F Product Family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Interrupts module are:

#### Title

Application Note #

No related application notes at this time.

**Note:** Please visit the Microchip web site (www.microchip.com) for additional Application Notes and code examples for the dsPIC30F Family of devices.

Interrupts

### 6.9 Revision History

### **Revision A**

This is the initial released revision of this document.

### **Revision B**

This revision incorporates additional technical content for the dsPIC30F Interrupts module.

### **Revision C**

This revision incorporates all known errata at the time of this document update.

### **Revision D**

This revision includes minor changes to the document text and the addition of a note in **6.1.5** "Interrupt Priority".