



**MICROCHIP**

---

---

## **Section 25. Device Configuration**

---

---

### **HIGHLIGHTS**

This section of the manual contains the following major topics:

25.1	Introduction .....	25-2
25.2	Device Configuration Registers .....	25-3
25.3	Configuration Bit Descriptions.....	25-11
25.4	Device Identification Registers.....	25-12
25.5	Registers Associated with Device Configuration .....	25-13
25.6	Related Application Notes.....	25-15
25.7	Revision History .....	25-16

**25**

**Device  
Configuration**

## 25.1 INTRODUCTION

The Device Configuration registers allow each user to customize certain aspects of the device to fit the needs of the application. Device Configuration registers are nonvolatile locations in program memory that hold settings for the PIC24H device during power-down. The Configuration registers hold global set-up information for the device, such as the oscillator source, Watchdog Timer mode, code protection settings, and others.

The Device Configuration registers are mapped in program memory locations, starting at address 0xF80000 and are accessible during normal device operation. This region is also referred to as "configuration space".

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1') to select various device configurations.

## 25.2 DEVICE CONFIGURATION REGISTERS

Each Device Configuration register is a 24-bit register. However, only the lower 16 bits of each register hold configuration data. Seven Device Configuration registers are available to user software:

- FBS: Boot Code Segment Configuration Register
- FSS: Secure Code Segment Configuration Register
- FGS: General Code Segment Configuration Register
- FOSCSEL: Oscillator Source Selection Register
- FOSC: Oscillator Configuration Register
- FWDT: Watchdog Timer Configuration Register
- FPOR: POR Configuration Register

The device Configuration registers can be programmed using Run-Time Self-Programming (RTSP), In-Circuit Serial Programming™ (ICSP™), or by a device programmer.

**Note:** Some configuration registers and bits may not be present on all PIC24H devices.  
Consult the specific device data sheet for more information

# PIC24H Family Reference Manual

## Register 25-1: FBS: Boot Code Segment Configuration Register

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8

R/P	R/P	U	U	R/P	R/P	R/P	R/P
RBS<1:0>	—	—	—	BSS<2:0>	—	—	BWRP
bit 7	bit 0						

### Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 23-8      **Unimplemented:** Read as '0'

bit 7-6      **RBS<1:0>:** Boot Segment RAM Code Protection

  11 = No Boot RAM defined

  10 = Boot RAM is 128 bytes

  01 = Boot RAM is 256 bytes

  00 = Boot RAM is 1024 bytes

bit 5-4      **Unimplemented:** Read as '0'

bit 3-1      **BSS<2:0>:** Boot Segment Program Flash Code Protection Size (see specific device data sheet for more information)

bit 0      **BWRP:** Boot Segment Program Flash Write Protection

  1 = Boot segment may be written

  0 = Boot segment is write-protected

## Section 25. Device Configuration

Register 25-2: FSS: Secure Code Segment Configuration Register

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8

R/P	R/P	U	U	R/P	R/P	R/P	R/P
RSS<1:0>	—	—	—	SSS<2:0>	—	SWRP	—
bit 7							bit 0

**Legend:**

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 23-8      **Unimplemented:** Read as '0'

bit 7-6      **RSS<1:0>:** Secure Segment RAM Code Protection

  11 = No Secure RAM defined

  10 = Secure RAM is 256 bytes less BS RAM

  01 = Secure RAM is 2048 bytes less BS RAM

  00 = Secure RAM is 4096 bytes less BS RAM

bit 5-4      **Unimplemented:** Read as '0'

bit 3-1      **SSS<2:0>:** Secure Segment Program Flash Code Protection Size (see specific device data sheet for more information)

bit 0      **SWRP:** Secure Segment Program Flash Write Protection

  1 = Secure segment may be written

  0 = Secure segment is write-protected

# PIC24H Family Reference Manual

## Register 25-3: FGS: General Code Segment Configuration Register

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8

U	U	U	U	U	R/P	R/P	R/P
—	—	—	—	—	GSS<1:0>	GWRP	
bit 7							bit 0

### Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 23-3      **Unimplemented:** Read as '0'

bit 2-1      **GSS<1:0>:** General Segment Code-Protect bit

  11 = User program memory is not code-protected

  10 = Standard security

  0x = High security

bit 0      **GWRP:** General Segment Program Flash Write Protection

  1 = General segment may be written

  0 = General segment is write-protected

## Section 25. Device Configuration

Register 25-4: FOSCSEL: Oscillator Source Selection Register

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8

R/P	U	R/P	U	U	R/P	R/P	R/P
IESO	—	TEMP	—	—	FNOSC<2:0>		
bit 7					bit 0		

**Legend:**

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 23-8      **Unimplemented:** Read as '0'

bit 7      **IESO:** Two-speed Oscillator Start-up Enable bit

  1 = Start device with FRC, then automatically switch to the user-selected oscillator source when ready  
  0 = Start device with the user-selected oscillator source

bit 6      **Unimplemented:** Read as '0'

bit 5      **TEMP:** Temperature Protection Enable bit

  1 = Temperature protection disabled  
  0 = Temperature protection enabled

bit 4-3      **Unimplemented:** Read as '0'

bit 2-0      **FNOSC<2:0>:** Initial Oscillator Source Selection bits

  111 = Internal Fast RC (FRC) oscillator with postscaler  
  110 = Internal Fast RC (FRC) oscillator with divide-by-16  
  101 = LPRC oscillator  
  100 = Secondary (LP) oscillator  
  011 = Primary (XT, HS, EC) oscillator with PLL  
  010 = Primary (XT, HS, EC) oscillator  
  001 = Internal FRC oscillator with PLL  
  000 = FRC oscillator

# PIC24H Family Reference Manual

## Register 25-5: FOSC: Oscillator Configuration Register

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8

R/P	R/P	R/P	U	U	R/P	R/P	R/P
FCKSM<1:0>	IOL1WAY	—	—	—	OSCIOFNC	POSCMD<1:0>	—
bit 7							bit 0

### Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 23-8      **Unimplemented:** Read as '0'

bit 7-6      **FCKSM<1:0>:** Clock Switching Mode bits

1x = Clock switching is disabled, Fail-Safe Clock Monitor is disabled

01 = Clock switching is enabled, Fail-Safe Clock Monitor is disabled

00 = Clock switching is enabled, Fail-Safe Clock Monitor is enabled

bit 5      **IOL1WAY:** Peripheral Pin Select Configuration bit

1 = Allow only one reconfiguration

0 = Allow multiple reconfigurations

bit 4-3      **Unimplemented:** Read as '0'

bit 2      **OSCIOFNC:** OSC2 Pin Function bit (except in XT and HS modes)

1 = OSC2 is clock output

0 = OSC2 is general-purpose digital I/O pin

bit 1-0      **POSCMD<1:0>:** Primary Oscillator Mode Select bits

11 = Primary oscillator disabled

10 = HS Crystal Oscillator mode

01 = XT Crystal Oscillator mode

00 = EC (External Clock) mode

## Section 25. Device Configuration

Register 25-6: FWDT: Watchdog Timer Configuration Register

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8

R/P	R/P	R/P	U	U	R/P	R/P	R/P
FWDTEN	WINDIS	—	WDTPRE	—	WDTPOST<3:0>		
bit 7					bit 0		

**Legend:**

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 23-8      **Unimplemented:** Read as '0'

bit 7      **FWDTEN:** Watchdog Timer EnableMode bit

1 = Watchdog Timer always enabled (LPRC oscillator cannot be disabled. Clearing the SWDTEN bit in the RCON register will have no effect)

0 = Watchdog Timer enabled/disabled by user software (LPRC can be disabled by clearing the SWDTEN bit in the RCON register)

bit 6      **WINDIS:** Watchdog Timer Window Enable bit

1 = Watchdog Timer in Non-Window mode

0 = Watchdog Timer in Window mode

bit 5      **Unimplemented:** Read as '0'

bit 4      **WDTPRE:** Watchdog Timer Prescaler bit

1 = 1:128

0 = 1:32

bit 1-0      **WDTPOST<3:0>:** Watchdog Timer Postscaler bits

1111 = 1:32,768

1110 = 1:15,384

.

.

0001 = 1:2

0000 = 1:1

# PIC24H Family Reference Manual

## Register 25-7: FPOR: POR Configuration Register

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 15							bit 8

U	U	U	U	U	R/P	R/P	R/P
—	—	—	ALTI2C	—	FPWRT<2:0>		
bit 7							bit 0

### Legend:

R = Readable bit

P = Programmable bit

U = Unimplemented bit, read as '0'

-n = Value at POR

'1' = Bit is set

'0' = Bit is cleared

x = Bit is unknown

bit 23-5      **Unimplemented:** Read as '0'

bit 4      **ALTI2C:** Alternate I<sup>2</sup>C pins

  1 = I<sup>2</sup>C mapped to SDA1/SCL1 pins  
  0 = I<sup>2</sup>C mapped to ASDA1/ASCL1 pins

bit 3      **Unimplemented:** Read as '0'

bit 2-0      **FPWRT<2:0>:** Power-on Reset Timer Value Select bits

111 = PWRT = 128 ms

110 = PWRT = 64 ms

101 = PWRT = 32 ms

100 = PWRT = 16 ms

011 = PWRT = 8 ms

010 = PWRT = 4 ms

001 = PWRT = 2 ms

000 = PWRT = Disabled

## 25.3 CONFIGURATION BIT DESCRIPTIONS

This section provides functional information on each of the device Configuration bits.

### 25.3.1 Code Protection and CodeGuard™ Security

The PIC24H product families offer advanced security, which protects the Intellectual Property that users invest in collaborative system designs. CodeGuard™ Security enables multiple parties to securely share resources (memory, interrupts and peripherals) on a single chip with assurance that their Intellectual Property rights are not at risk.

The code protection features are controlled by the Configuration registers (FBS, FSS and FGS) and vary from one PIC24H device to another. For further information, consult the device data sheet and refer to **Section 23. "Security"** in this reference manual.

### 25.3.2 Oscillator Configuration Bits

The PIC24H clock selection, switching, and configuration settings are control by the Oscillator Source Selection (FOSCSEL) and Oscillator Configuration (FOSC) registers. See **Section 7. "Oscillator"** for more information.

### 25.3.3 POR Configuration Bits

The POR Configuration bits found in the FPOR Configuration register are used to set the Power-up Timer delay time. For more information on these Configuration bits, please refer to **Section 8. "Reset"**.

### 25.3.4 Watchdog Timer Configuration Bits

The PIC24H Watchdog Timer can be enabled and configured by the Watchdog Timer Configuration Register (FWDT). **Section 9. "WatchDog Timer and Power Savings Modes"** provides more information on these configuration bits.

## 25.4 DEVICE IDENTIFICATION REGISTERS

The PIC24H devices have two sets of registers located in configuration space that provide identification information.

### 25.4.1 Device ID (DEVID) Registers

Configuration memory space locations 0xFF0000 and 0xFF0002 are used to store a read-only Device ID number that is set when the device is manufactured. This number identifies the PIC24H device type and the silicon revision.

The Device ID registers can be read by using table read instructions.

### 25.4.2 Unit ID Field

The Unit ID field is located at configuration memory space locations 0xF80010 through 0xf80016. This field consists of four configuration registers (FUID0–FUID3) and can be programmed with unique device information.

## 25.5 REGISTERS ASSOCIATED WITH DEVICE CONFIGURATION

A summary of the registers associated with PIC24H device configuration is provided in Table 25-1.

**Table 25-1: Device Configuration Register Map**

Name	Addr.	Bits 23 - 8 (Not used for device configuration)	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
FBS	0xF80000	—	RBS<1:0>	—	—	—	BSS<2:0>	—	—	BWRP
FSS	0xF80002	—	RSS<1:0>	—	—	—	—	SSS<2:0>	—	SWRP
FGS	0xF80004	—	—	—	—	—	—	GSS<1:0>	—	GWRP
FOSCSEL	0xF80006	—	IESO	—	TEMP	—	—	FNOSC<2:0>	—	—
FOSC	0xF80008	—	FCKSM<1:0>	IOL1WAY	—	—	—	OSCIOFNC	POSCMD<1:0>	—
FWDT	0xF8000A	—	FWDTEN	WINDIS	—	WDTPRE	—	WDTPOST<3:0>	—	—
FPOR	0xF8000C	—	—	—	—	ALTI2C	—	FPWRT<2:0>	—	—
FUID0	0xF80010	—	—	—	—	—	User Unit ID Byte 0	—	—	—
FUID1	0xF80012	—	—	—	—	—	User Unit ID Byte 1	—	—	—
FUID2	0xF80014	—	—	—	—	—	User Unit ID Byte 2	—	—	—
FUID3	0xF80016	—	—	—	—	—	User Unit ID Byte 3	—	—	—

**Legend:** — = unimplemented, read as 0. Reset values are shown in hexadecimal.

**Note:** Some configuration registers and bits may not be present on all PIC24H devices. Consult the specific device data sheet for more information.

## 25.6 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24 Product Family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the Serial Peripheral Interface (SPI) module are:

Title	Application Note #
Interfacing Microchip's MCP41XXX/MCP42XXX Digital Potentiometers to a PICmicro® Microcontroller	AN746
Interfacing Microchip's MCP3201 Analog-to-Digital Converter to the PICmicro® Microcontroller	AN719

**Note:** Please visit the Microchip web site ([www.microchip.com](http://www.microchip.com)) for additional Application Notes and code examples for the PIC24 Family of devices.

## 25.7 REVISION HISTORY

### Revision A (February 2007)

This is the initial release of this section.