

# Section 27. USB On-The-Go (OTG)

# HIGHLIGHTS

This section of the manual contains the following major topics:

27.1 Introduction	7-2
27.2 Control Registers	7-4
27.3 Operation	7-25
27.4 Device Mode Operation	7-39
27.5 Host Mode Operation	7-41
27.6 Interrupts	7-47
27.7 I/O Pins	7-50
27.8 Operation in Debug and Power-Saving Modes	7-51
27.9 Effects of a Reset	7-53
27.10 Electrical Specifications	
27.11 Register Map	
27.12 Related Application Notes	
27.13 Revision History	

# 27.1 INTRODUCTION

The PIC24F USB module includes the following features:

- USB Full-Speed Support for Host and Device
- Low-Speed Host Support
- USB On-The-Go Support
- Integrated Signaling Resistors
- Integrated Analog Comparators for VBUS Monitoring
- Integrated USB Transceiver
- · Hardware Performs Transaction Handshaking
- · Endpoint Buffering Anywhere in System RAM
- Integrated DMA Controller to Access System RAM

The Universal Serial Bus (USB) module contains the analog and digital components to provide a USB 2.0 full-speed and low-speed embedded host, full-speed device or On-The-Go (OTG) implementation with a minimum of external components.

The USB module consists of the clock generator, the USB voltage comparators, the transceiver, the Serial Interface Engine (SIE), pull-up and pull-down resistors and the register interface. Figure 27-1 shows the block diagram of the PIC24F USB OTG module.

The clock generator provides the 48 MHz clock required for USB communication. The voltage comparators monitor the voltage on the VBUS pin to determine the state of the bus. The transceiver provides the analog translation between the USB bus and the digital logic. The SIE is a state machine that transfers data to and from the endpoint buffers and generates the protocol for data transfers. The integrated pull-up and pull-down resistors eliminate the need for external signaling components. The register interface allows the CPU to configure and communicate with the module.

**IMPORTANT:** The implementation and use of the USB specifications and other third party specifications or technology may require a license from various entities, including, but not limited to USB Implementers Forum, Inc. (also referred to as USB-IF). It is your responsibility to obtain more information regarding any applicable licensing obligations.

27

© 2007 Microchip Technology Inc.





# 27.2 CONTROL REGISTERS

The USB module includes the following control and status registers:

U10TGIR Register

The U1OTGIR register records changes of the ID and VBUS pins to enable software to determine the event causing an interrupt. The interrupt bits are cleared by writing a '1' to the respective interrupt.

U1OTGIE Register

The U1OTGIE register enables the corresponding interrupt status bits defined in the U1OTGIR register.

U1OTGSTAT Register

The U1OTGSTAT register provides access to the status of the VBUS voltage comparators and the debounced status of the ID pin.

U10TGCON Register

The U1OTGCON register controls the operation of the VBUS pin and the pull-up and pull-down resistors.

U1PWRC Register

The U1PWRC register controls the power-saving modes.

U1IR Register

The U1IR register contains information on pending interrupts. Once an interrupt bit is set, it can be cleared by writing a '1' to the corresponding bit.

• U1IE Register

The U1IE register values provide gating of the various interrupt signals onto the USB interrupt signal. These values do not interact with the USB module. Setting any of these bits enables the respective interrupt source in the U1IR register.

• U1EIR Register

The U1EIR register contains information on pending error interrupt values. Once an interrupt bit is set, it can be cleared by writing a '1' to the corresponding bit.

U1EIE Register

The U1EIE register values provide gating of the various interrupt signals onto the USB interrupt signal. These values do not interact with the USB module. Setting any of these bits enables the respective interrupt source in the U1EIR register.

• U1STAT Register

The U1STAT register is a 16-deep FIFO. It is read-only by the CPU and read/write by the USB module. U1STAT is only valid when the U1IR<TRNIF> bit is set.

U1CON Register

The U1CON register provides various control information for the module.

• U1ADDR Register

The U1ADDR register is read/write from the CPU side and read-only from the USB module side. Although the register values affect the settings of the USB module, the content of the registers does not change during access.

In Device mode, this address defines the USB device address as assigned by the host during the SETUP phase. The firmware writes the address in response to the SETUP request. The address is automatically reset when a USB bus Reset is detected. In Host mode, the module transmits the address provided in this register with the corresponding token packet. This allows the USB module to uniquely address the connected device.

• U1FRMH and U1FRML Registers

The U1FRMH/U1FRML are read-only registers. The frame number is formed by concatenating the two 8-bit registers. The low-order byte is in the U1FRML register and the high-order byte is in the U1FRMH register.

**On-The-Go (OTG)** 

#### • U1TOK Register

The U1TOK is a read/write register required when the module operates as a host. It is used to specify the token type, PID<3:0>, and the endpoint, EP<3:0>, being addressed by the host processor. Writing to this register triggers a host transaction.

U1SOF Register

The U1SOF threshold is a read/write register that contains the count bits of the Start-of-Frame Threshold Value used in host mode only.

To prevent colliding a packet data with the Start-Of-Frame (SOF) token that is sent every 1 ms, the USB module will not send any new transactions within the last U1SOF bit times. The USB module will complete any transactions that are in progress. The SOF interrupt occurs when this threshold is reached, not when the SOF occurs. Transactions started within the SOF threshold are held by the USB module until after the SOF token is sent.

• U1BDTP1

The U1BDTP1 register is a read/write register that defines the upper 7 bits of the 16-bit base address of the Buffer Descriptor Table (BDT) in the system memory. The BDT is forced to be 512 byte-aligned. This register allows real-time relocation of the BDT.

• U1CNFG1 Register

The U1CNFG1 register is a read/write register that controls the debug and Idle behavior of the module. The register must be preprogrammed prior to enabling the module.

U1CNFG2 Register

The U1CNFG2 register is a read/write register that configures interface signals.

Endpoint Control Registers

The Endpoint Control registers control the behavior of the corresponding endpoint.

The following registers are not part of the USB module but are associated with module operation.

- OSCCON: Oscillator Control Register
- IFS1: Interrupt Flag Status Registers
- IEC1: Interrupt Enable Control Registers
- DEVCFG2: Device Configuration Control Register

## 27.2.1 Clearing USB OTG Interrupts

Unlike device level interrupts, the USB OTG interrupt status flags are not freely writable in software. All USB OTG flag bits are implemented as hardware set-only bits. Additionally, these bits can only be cleared in software by writing a '1' to their locations (i.e., performing a BSET instruction). Writing a '0' to a flag bit (i.e., a BCLR instruction) has no effect.

**Note:** Throughout this section, a bit that can only be cleared by writing a '1' to its location is referred to as "Write '1' to clear bit". In register descriptions, this function is indicated by the descriptor, "K".

# 27.2.2 USB OTG Module Control Registers

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	—	—	—	—	_
bit 15							bit 8

# Register 27-1: U1OTGSTAT: USB OTG Status Register (Host mode only)

R-0, HSC	U-0	R-0, HSC	U-0	R-0, HSC	R-0, HSC	U-0	R-0, HSC
ID	—	LSTATE	—	SESVD	SESEND	_	VBUSVD
bit 7							bit 0

Legend:	U = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0'
bit 7	ID: ID Pin State Indicator bit
	<ul> <li>1 = No cable is attached or a type B plug has been plugged into the USB receptacle</li> <li>0 = A type A plug has been plugged into the USB receptacle</li> </ul>
bit 6	Unimplemented: Read as '0'
bit 5	LSTATE: Line State Stable Indicator bit
	<ul> <li>1 = The USB line state (as defined by SE0 and JSTATE) has been stable for the previous 1 ms</li> <li>0 = The USB line state has NOT been stable for the previous 1 ms</li> </ul>
bit 4	Unimplemented: Read as '0'
bit 3	SESVD: Session Valid Indicator bit
	1 = The VBUS voltage is above VA_SESS_VLD (as defined in the USB OTG Specification) on the A or B device
	0 = The VBUS voltage is below VA_SESS_VLD on the A or B device
bit 2	SESEND: B-Session End Indicator bit
	1 = The VBUS voltage is below VB_SESS_END (as defined in the USB OTG Specification) on the B device
	0 = The VBUS voltage is above VB_SESS_END on the B device
bit 1	Unimplemented: Read as '0'
bit 0	VBUSVD: A-VBUS Valid Indicator bit
	1 = The VBUS voltage is above VA_VBUS_VLD (as defined in the USB OTG Specification) on the A device
	0 = The VBUS voltage is below VA_VBUS_VLD on the A device

27

Register 27-2		CON: 030 OU	The-Go Contr	of Register				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	—	_	_	—	_	—	
bit 15						•	bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
DPPULUP	DMPULUP	DPPULDWN <sup>(1)</sup>	DMPULDWN <sup>(1)</sup>	VBUSON <sup>(1)</sup>	OTGEN <sup>(1)</sup>	VBUSCHG <sup>(1)</sup>	VBUSDIS <sup>(1)</sup>	
bit 7							bit 0	
Legend:								
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own	
bit 15-8	Unimplemen	ted: Read as '	)'					
bit 7	DPPULUP: D	)+ Pull-Up Enat	ole bit					
	1 = D + data I	ine pull-up resi	stor enabled					
<b>h</b> # C		Dull Un Ench						
DILO	1 - D data li	": D- Pull-Up Enable bit						
	1 - D data line pull-up resistor disabled							
bit 5	DPPULDWN:	: D+ Pull-Down	Enable bit <sup>(1)</sup>					
	1 = D+ data l	ine pull-down r	esistor enabled	I				
	0 = D+ data I	ine pull-down r	esistor disabled	t				
bit 4	DMPULDWN	: D- Pull-Down	Enable bit <sup>(1)</sup>					
	1 = D- data line pull-down resistor enabled							
<b>h</b> # 0		ne puil-down re	sistor disabled					
DIL 3		sus Power-on b						
	0 = VBUS line	e not powered						
bit 2	OTGEN: OTG	G Features Ena	ble bit <sup>(1)</sup>					
	1 = USB OTG enabled; all D+/D- pull-ups and pull-downs bits are enabled							
	0 = USB OTG disabled; D+/D- pull-ups and pull-downs are controlled in hardware by the settings of							
	the HOS	TEN and USBE	N bits (U1CON	1<3,0>)				
bit 1	VBUSCHG: \	/BUS Charge Se	election bit("					
	$\perp = VBUS line$	e set to charge to	10 3.3V					
bit 0		Bus Discharge I	=nable hit(1)					
bit 0	$1 = V_{BUS} line$	discharged th	rough a resistor	r				
	0 = VBUS line	e not discharge	1 1					

Register 27-2: U10TGCON: USB On-The-Go Control Register

**Note 1:** These bits are only used in Host mode; do not use in Device mode.

Register 27-3:	U1PWRC: USB Power Control Register
----------------	------------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

HS, HC	U-0	U-0	R/W	U-0	U-0	R/W-0, HC	R/W-0
UACTPND	_	—	USLPGRD	—	—	USUSPND	USBPWR
bit 7							bit 0

Legend:	HS = Hardware Settable bit	HC = Hardware Clearable bi	t
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	1 as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	UACTPND: USB Activity Pending bit
	<ul><li>1 = Module should not be suspended at the moment (requires GUARD bit to be set)</li><li>0 = Module may be suspended or powered down</li></ul>
bit 6-5	Unimplemented: Read as '0'
bit 4	USLPGRD: Sleep Guard bit
	<ul> <li>1 = Indicate to the USB module that it is about to be suspended or powered down</li> <li>0 = No suspend</li> </ul>
bit 3-2	Unimplemented: Read as '0'
bit 1	USUSPND: USB Suspend Mode Enable bit
	<ul> <li>1 = USB OTG module is in Suspend mode; USB clock is gated and the transceiver is placed in a low-power state</li> <li>0 = Normal USB OTG operation</li> </ul>
bit 0	USBPWR: USB Operation Enable bit 1 = USB OTG module is enabled 0 = USB OTG module is disabled <sup>(1)</sup>

**Note 1:** Do not clear this bit unless the HOSTEN, USBEN and OTGEN bits (U1CON<3,0> and U1OTGCON<2>) are all cleared.

27

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC	U-0	U-0
ENDPT3	ENDPT2	ENDPT1	ENDPT0	DIR	PPBI <sup>(1)</sup>	_	_
bit 7							bit 0
Legend:		U = Unimplem	nented bit, read	l as '0'			
R = Readable	bit	W = Writable	bit	HSC = Hardware Settable/Clearable bit			
-n = Value at POR '1' = Bit is		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown
<b>L</b>							
bit 15-8	bit 15-8 Unimplemented: Read as '0'						

Register 27-4:	U1STAT: USB Status Register

bit 15-8	Unimplemented: Read as '0'
bit 7-4	<b>ENDPT3:ENDPT0:</b> Number of the last endpoint activity (represents the number of the BDT updated by the last USB transfer) <sup>(2)</sup>
	1111 = Endpoint 15
	1110 = Endpoint 14
	0001 = Endpoint 1 0000 = Endpoint 0
bit 3	DIR: Last BD Direction Indicator bit
	<ul> <li>1 = The last transaction was a transmit transfer (TX)</li> <li>0 = The last transaction was a receive transfer (RX)</li> </ul>
bit 2	PPBI: Ping-Pong BD Pointer Indicator bit <sup>(1)</sup>
	<ul> <li>1 = The last transaction was to the ODD BD bank</li> <li>0 = The last transaction was to the EVEN BD bank</li> </ul>
bit 1-0	Unimplemented: Read as '0'

- **Note 1:** This bit is only valid for endpoints with available EVEN and ODD BD registers.
  - 2: In Host mode, all transactions are processed through Endpoint 0 and the Endpoint 0 BDTs. Therefore, ENDPT<3:0> will always read as '0000'.

Register 27-5:	U1CON	: USB Control F	Register (De	vice mode)					
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
—		—		—	—	—	—		
bit 15							bit 8		
U-0	R-x HSC	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
	SE0	PKTDIS		HOSTEN	RESUME	PPBRST	USBEN		
bit 7							bit 0		
				1					
Legend:			ented bit, rea	id as '0'					
R = Readable	bit	W = Writable b	ut	HSC = Hardw	are Settable/C	learable bit			
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15-7	Unimplemer	ited: Read as '0	2						
bit 6	SE0: Live Sir	ngle-Ended Zero	Flag bit						
	1 = Single-ended zero active on the USB bus								
hit E		e-enueu zero ue							
DIL 5	1 - SIE toko	n and packet pro		blod: automatic	ally sot when a	SETUR tokon i	is received		
	0 = SIE toke	n and packet pro	cessing class	bled	any set when a		S IECEIVEU		
bit 4	Unimplemer	ted: Read as '0	,						
bit 3	HOSTEN: Ho	ost Mode Enable	bit						
	1 = USB hos	st capability enab	led; pull-dow	ns on D+ and D	- are activated	in hardware			
	0 = USB hos	st capability disat	oled						
bit 2	RESUME: Re	esume Signaling	Enable bit						
	1 = Resume	signaling activat	ed						
	0 = Resume	signaling disable	ed						
bit 1	PPBRST: Pir	ng-Pong Buffers	Reset bit						
	<ol> <li>Reset all Ping-Pong Buffer Pointers to the EVEN BD banks</li> <li>Ping-Pong Buffer Pointers not reset</li> </ol>								
bit 0	USBEN: USE	- 3 Module Enable	bit						
	1 = USB mo	dule and support	ing circuitry e	enabled (device a	attached); D+ p	ull-up is activate	d in hardware		
	0 = USB mo	dule and suppor	ting circuitry	disabled (device	detached)	·			

27

USB On-The-Go (OTG) .....

Register 27-6	: U1CON	: USB Control	Register (Hos	st mode only)			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	_
bit 15							bit 8
R-x, HSC	R-x, HSC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
JSTATE	SE0	TOKBUSY	RESET	HOSTEN	RESUME	PPBRST	SOFEN
bit 7							bit 0
Legend:		U = Unimplem	ented bit, read	d as '0'			
R = Readable	e bit	W = Writable I	bit	HSC = Hardw	are Settable/C	learable bit	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
h:4 4 5 0			.,				
DIL 15-8		Differential De	, aniver   State	Flag bit			
DIL 7	1 = Letate (di	ifferential '0' in l	ow speed diff	Flay Dit erential (1) in fu	ll speed) deter	ted on the USE	2
	0 = No J state	e detected	ow spece, an				,
bit 6	SE0: Live Sin	gle-Ended Zero	Flag bit				
	1 = Single-er	nded zero active	e on the USB b	bus			
	0 = No single	e-ended zero de	etected				
bit 5	TOKBUSY: T	oken Busy Stat	us bit				
	1 = Token be	ing executed by	y the USB mod	dule in On-The-	Go state		
hit 1		ule Reset bit	1				
	1 = USB Res	set has been de	enerated: for S	oftware Reset	application mu	ist set this bit fo	or 10 ms then
	clear it	set has seen ge			application inc		
	0 = USB Res	set terminated					
bit 3	HOSTEN: Ho	st Mode Enable	e bit				
	1 = USB hos 0 = USB hos	t capability enal t capability disa	bled; pull-dowi bled	ns on D+ and D	- are activated	in hardware	
bit 2	RESUME: Re	esume Signaling	g Enable bit				
	1 = Resume wake-up	signaling active	ated; software	must set bit f	or 10 ms and	then clear to e	enable remote
	0 = Resume	signaling disab	ed				
bit 1	PPBRST: Pin	g-Pong Buffers	Reset bit				
	1 = Reset al	l Ping-Pong Bu	ffer Pointers to	the EVEN BD	banks		
bit 0	SOFEN: Start	t-Of-Frame Fna	ble bit				
211 0	1 = Start-Of-F	Frame token se	nt everv one 1	millisecond			
	0 = Start-Of-I	Frame token dis	sabled				

- -

- - -

. .

~ ~ ~

Register 27-7:	U1ADDR: USB Address Register
----------------	------------------------------

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
LSPDEN <sup>(1)</sup>	DEVADDR6	DEVADDR5	DEVADDR4	DEVADDR3	DEVADDR2	DEVADDR1	DEVADDR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8	Unimplemented: Read as '0'
bit 7	LSPDEN: Low-Speed Enable Indicator bit <sup>(1)</sup>

- 1 = USB module operates at Low Speed
- 0 = USB module operates at full speed
- bit 6-0 DEVADDR6:DEVADDR0: USB Device Address bits

Note 1: Host mode only. In Device mode, this bit is unimplemented.

Register 27-8: U1TOK: USB Token Register (Host mode only)							
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—		—	—	—	_	—	—
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PID3 <sup>(1)</sup>	PID2 <sup>(1)</sup>	PID1 <sup>(1)</sup>	PID0 <sup>(1)</sup>	EP3	EP2	EP1	EP0
bit 7						·	bit 0
Legend:							
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'					
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-8	Unimplemented: Read as '0'
bit 7-4	PID3:PID0: Token Type Identifier bits <sup>(1)</sup>
	1101 = SETUP (TX) token type transaction
	1001 = IN (RX) token type transaction
	0001 = OUT (TX) token type transaction
bit 3-0	EP3:EP0: Token Command Endpoint Address bits
	This value must specify a valid endpoint on the attached device.

Note 1: All other combinations are reserved and are not to be used.

USB On-The-Go (OTG)

27

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—		—	—
bit 15	•					•	bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CNT7	CNT6	CNT5	CNT4	CNT3	CNT2	CNT1	CNT0
bit 7	•					•	bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR		'1' = Bit is set		'0' = Bit is cleared		x = Bit is unknown	
<u> </u>							

#### U1SOF: USB OTG Start-Of-Token Threshold Register (Host mode only) Register 27-9:

bit 15-8 Unimplemented: Read as '0'

bit 7-0	<b>CNT7:CNT0:</b> Start-Of-Frame Count bits Value represents 10 + (packet size of n bytes); for example:
	0100 1010 <b>= 64-byte packet</b>
	0010 1010 = 32-byte packet
	0001 0010 = 8-byte packet

#### Register 27-10: U1CNFG1: USB Configuration Register 1

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
			_				_		
bit 15							bit 8		
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0		
UTEYE	UOEMON	—	USBSIDL	—	—	PPB1	PPB0		
bit 7 bit 0									
Legend:									
R = Reada	able bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15-8	Unimplemented: Read as '0'								
bit 7	UTEYE: USB	UIEYE: USB Eye Pattern lest Enable bit							
	1 = Eye patter								
hit 6		$SB \overline{OE}$ Monitor	Enable bit						
DILO	$1 = \overline{OF}$ signa	l active: it indic	ates intervals of	during which th	e D+/D- lines a	ire driving			
	0 = OE signal	Il inactive <sup>(1)</sup>				li o ull'illig			
bit 5	Unimplemen	ted: Read as '	)'						
bit 4	USBSIDL: US	SB OTG Stop ir	Idle Mode bit						
	1 = Discontin	ue module ope	ration when de	evice enters Idle	e mode				
	0 = Continue	module operat	ion in Idle mod	le					
bit 3-2	Unimplemen	ted: Read as '0	)'						
bit 1-0	PPB1:PPB0:	Ping-Pong Buf	fers Configurat	tion bits					
	11 = EVEN/O	DD ping-pong	buffers enable	d for Endpoints	1 to 15				
	10 = EVEN/O	DD ping-pong	buffers enable	d for all endpoin	nts				
	01 = EVEN/O		buffere diagebled		Dint U				
	00 = EVEN/O	ping-pong טטי		u					
Note 1:	When the LITRIS	hit (LI1CNEG2	<0>) is set the	$\overline{OF}$ signal is a	ctive recordles	s of the setting			

bit (U1CNFG is set, the OE signal is active regardless of the setting of UOEMON. en the UTRIS

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	—	—	—	<u> </u>	—	—				
bit 15							bit 8			
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
_	_	_	PUVBUS	EXTI2CEN	UVBUSDIS <sup>(1)</sup>	UVCMPDIS <sup>(1)</sup>	UTRDIS <sup>(1)</sup>			
bit 7							bit 0			
Legend:										
R = Readable bit W = Writable bit			bit	U = Unimplen	nented bit, reac	l as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkn	own			
bit 15-5	Unimplemen	Unimplemented: Read as '0'								
bit 4	PUVBUS: VB	PUVBUS: VBUS Pull-up Enable bit								
	1 = Pull-up o	n VBUS pin ena	bled							
<b>h</b> : <b>h</b> 0	0 = Pull-up on VBUS pin disabled									
DIE 3		modulo(a) cont	or External MC		nable bit					
	0 = External	module(s) cont	roller via dedic	ated pins						
bit 2	UVBUSDIS:	On-Chip 5V Bo	ost Regulator I	Builder Disable	bit <sup>(1)</sup>					
	1 = On-chip I	boost regulator	builder disable	ed; digital outpu	ut control interfa	ace enabled				
	0 = On-chip I	boost regulator	builder active							
bit 1	UVCMPDIS:	On-Chip VBUS	Comparator Di	sable bit <sup>(1)</sup>						
	1 = On-chip	charge VBUS co	omparator disa	bled; digital inp	out status interfa	ace enabled				
	0 = On-chip	charge VBUS co	mparator activ	e						
bit 0	UTRDIS: On-	Chip Transceiv	er Disable bit <sup>(</sup>	ı) 						
	1 = On-chip f 0 = On-chip f	transceiver and transceiver and	VBUS detectio	n disabled; dig n active	ital transceiver	interface enable	ed			
NI. 4 . 4 . N										

#### Register 27-11: U1CNFG2: USB Configuration Register 2

**Note 1:** Never change these bits while the USBPWR bit is set (U1PWRC<0> = 1).

USB On-The-Go (OTG)

27

# 27.2.3 USB Interrupt Registers

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	_	_			_		_			
bit 15							bit 8			
R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	U-0	R/K-0, HS			
IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	—	VBUSVDIF			
bit 7 bit 0										
Legend:		U = Unimplem	ented bit, read	1 as '0'						
R = Readable	e bit	K = Write '1' to	o clear bit	HS = Hardwa	re Settable bit					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown			
bit 15-8	Unimplemen	ted: Read as '0	)'							
bit 7	IDIF: ID State	Change Indica	tor bit							
	1 = Change in ID state detected									
bit 6	T1MSECIF: 1 Millisecond Timer bit									
bit o	1 = The 1 mil	1 = The 1 millisecond timer has expired								
	0 = The 1 millisecond timer has not expired									
bit 5	LSTATEIF: Line State Stable Indicator bit									
	1 = USB line	state (as define	d by the SE0 a	nd JSTATE bits	s) has been stal	ble for 1 ms, bu	t different from			
	last time	state has not h	oon stable for	1 mc						
hit 4		Activity Indicat	or hit	1 1115						
bit 4	1 = Activity of	n the D+/D- line	or Visus det	ected						
	0 = No activit	ty on the D+/D-	lines or VBUS	detected						
bit 3	SESVDIF: Se	ssion Valid Cha	ange Indicator	bit						
	1 = VBUS has	crossed VA_SI	ESS_VLD ( <b>as de</b>	efined in the US	B OTG Specif	ication) <sup>(1)</sup>				
	0 = VBUS has	not crossed V	A_SESS_VLD							
bit 2	SESENDIF: E	B-Device VBUS	Change Indica	tor bit						
	1 = VBUS cha	nge on B-devic	e detected; VE	SUS has crossed	d VB_SESS_END	o (as defined in	the USB OTG			
	0 = VBUS has	not crossed V	A SESS END							
bit 1	Unimplemen	ted: Read as 'd	_ <b>_</b> )'							
bit 0	VBUSVDIF A	-Device VBUS C	Change Indicat	or bit						
	1 = VBUS cha	ange on A-devic	e detected; VE	sus has crosse	d Va_vbus_vld	(as defined in	the USB OTG			
		tion) <sup>(1)</sup>	ovico dotootod	1						
		change on A-u		1						

#### Register 27-12: U1OTGIR: USB OTG Interrupt Status Register (Host mode only)



U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_		—	—	—	—	_	—		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0		
IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE		VBUSVDIE		
bit 7							bit 0		
Legend:									
R = Readabl	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unk	nown		
bit 15-8	Unimplemen	Unimplemented: Read as '0'							
bit 7	IDIE: ID Interrupt Enable bit								
	1 = Interrupt enabled								
hit 6	TIMEFOR: 1 Millisecond Timer Interrupt Enable bit								
bit 0		enabled							
	0 = Interrupt	disabled							
bit 5	LSTATEIE: Li	ne State Stable	Interrupt Enal	ble bit					
	1 = Interrupt	enabled							
	0 = Interrupt	disabled							
bit 4	ACTVIE: Bus	Activity Interru	pt Enable bit						
	1 = Interrupt	enabled disabled							
hit 3	SESVIDIE: Se	usableu ssion Valid Inte	rrunt Enable h	vit					
bit 0		enabled							
	0 = Interrupt	disabled							
bit 2	SESENDIE: E	B-Device Sessio	on End Interru	ot Enable bit					
	1 = Interrupt	enabled							
	0 = Interrupt	disabled							
bit 1	Unimplemen	ted: Read as '0	)'						
bit 0	VBUSVDIE: A	A-Device VBUS	Valid Interrupt	Enable bit					
	1 = Interrupt 0 = Interrupt	enabled disabled							

#### Register 27-13: U1OTGIE: USB OTG Interrupt Enable Register (Host mode only)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
—	—	—	—	—	_	—	—			
bit 15							bit 8			
R/K-0, HS	U-0	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS			
STALLIF		RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF			
bit 7	bit 7 bit 0									
Legend:	Legend: U = Unimplemented bit, read as '0'									
R = Readable	bit	K = Write '1' to	o clear bit	HS = Hardwa	re Settable bit					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15-8	Unimplemen	ted: Read as '0	3							
bit 7	STALLIF: ST	ALL Handshake	e Interrupt bit							
	1 = A STALL	handshake was	s sent by the p	eripheral during	g the handshak	ke phase of the	transaction in			
	Device mode ∩ = A STALL handshake has not been sent									
bit 6 Unimplemented: Read as '0'										
bit 5	RESUMEIF: Resume Interrupt bit									
Site	1 = A K-State is observed on the D+ or D- pin for 2.5 us (differential '1' for low speed, differential '0' for									
	full speed	1)	,	, , , ,		1 /				
	0 = No K-Sta	te observed								
bit 4	IDLEIF: Idle [	Detect Interrupt	bit							
	1 =  Idle cond	ition detected (	constant Idle s	tate of 3 ms or	more)					
hit 2			u malata Intorru	unt hit						
DIL 3	1 = Processir	a of current to	en is complete	p: bit e: read U1STA	T register for B	DT information				
	0 = Processir	ng of current to	ken not complete	ete; clear U1S	TAT register of	r load next toke	en from STAT.			
	(Clearing	this bit causes	the STAT FIF	O to advance.)	C C					
bit 2	SOFIF: Start-	Of-Frame Toker	n Interrupt bit							
	1 = A Start-Of	f-Frame token re	ceived by the p	eripheral or the	Start-Of-Frame	threshold react	ned by the host			
1.11.4	0 = No Start-0	Of-Frame toker	received or tr	iresnold reache	ed					
bit 1		B Error Conditio	n Interrupt bit (	(read-only)	ototoo onoblad	in the UITE r	aistor can act			
	this bit	sked error cond	nion has occur	red, only error	states enabled		egister can set			
	0 = No unma	sked error cond	lition has occu	rred						
bit 0	URSTIF: USE	B Reset Interrup	ot bit							
	1 = Valid USE	B Reset has oc	curred for at le	ast 2.5 µs; Res	set state must l	be cleared befo	ore this bit can			
	be re-ass	erted.								
	0 = NO USB I	Reset has occu	rred							

# Register 27-14: U1IR: USB Interrupt Status Register (Device mode only)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0			
	—	_			_	—	_			
bit 15					•		bit 8			
R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R/K-0, HS	R-0	R/K-0, HS			
STALLIF	ATTACHIF	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF			
bit 7	bit 7 bit 0									
Legend:		U = Unimplem	ented bit, read	l as '0'						
R = Readable	e bit	K = Write '1' to	o clear bit	HS = Hardwa	re Settable bit					
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	nown			
bit 15-8	-8 Unimplemented: Read as '0'									
bit 7	STALLIF: ST	ALL Handshake	e Interrupt bit							
	1 = A STALI	handshake w	as sent by th	e peripheral d	evice during t	he handshake	phase of the			
		on in Device mo handshake hav	ae s not been sen	t						
bit 6	ATTACHIE: Peripheral Attach Interrupt bit									
bit o	1 = A periphe	eral attachment	has been dete	cted by the mo	dule: set if the t	ous state is not	SE0 and there			
	has beer	no bus activity	for 2.5 µs	,						
	0 = No perip	heral attacheme	ent detected							
bit 5	RESUMEIF:	Resume Interru	pt bit							
	1 = A K-State	e is observed or	the D+ or D- p	pin for 2.5 μs (d	ifferential '1' fo	r low speed, dif	ferential '0' for			
	0 = No K-Sta	u) ite observed								
bit 4	IDLEIF: Idle I	Detect Interrupt	bit							
	1 = Idle con	dition detected	constant Idle	state of 3 ms or	r more)					
	0 = No Idle	condition detect	ed		,					
bit 3	TRNIF: Toker	n Processing Co	omplete Interru	pt bit						
	1 = Processi	ng of current to	ken is complete	e; read USTAT	register for BD	T information				
	0 = Processi	ng of current to	ken not comple	ete; clear USTA	T register or lo	ad next token f	rom STAT			
bit 2	SOFIF: Start-	Of-Frame Toke	n Interrupt bit							
	1 = A  Start-O 0 = No  Start-O	0f-Frame token re	ceived by the p	peripheral or the	Start-Of-Frame	e threshold reac	hed by the host			
bit 1		B Error Conditio	n Interrunt bit							
	1 = An unma	sked error conc	lition has occur	rred: only error	states enabled	in the U1FIF r	egister can set			
	this bit			, <b>,,</b>			-9			
	0 = No unma	sked error cond	lition has occu	rred						
bit 0	DETACHIF: [	Detach Interrupt	bit							
	1 = A periphe	eral detachment	has been dete	ected by the mo	dule; Reset sta	te must be clea	red before this			
	0 = No perip	e re-asserted heral detachme	nt detected							

Register 27-15:	U1IR: USB Interrupt Status Register (Host mode on	ly)

27

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
	_	_		_		_	_	
bit 15				·	•		bit 8	
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	
STALLIE	ATTACHIE <sup>(1)</sup>	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	
							DETACHIE	
bit 7							bit 0	
<b></b>								
Legend:								
R = Readable	e bit	W = Writable b	bit	U = Unimplen	nented bit, read	d as '0'		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 15-8	Unimplemen	ted: Read as '0	,					
bit 7	STALLIE: ST	ALL Handshake	e Interrupt Ena	able bit				
	1 = Interrupt enabled							
bit 6	<b>ATTACHIE:</b> Peripheral Attach Interrupt bit (Host mode only)(1)							
bit 0	1 = Interrupt	enabled	i interrupt bit		y)			
	0 = Interrupt	disabled						
bit 5	RESUMEIE:	Resume Interru	pt bit					
	1 = Interrupt	enabled						
	0 = Interrupt disabled							
bit 4	IDLEIE: Idle [	Detect Interrupt	bit					
	1 = Interrupt	enabled disabled						
hit 3		a Processing Co	molete Interr	unt hit				
bit 0	1 = Interrupt	enabled						
	0 = Interrupt	disabled						
bit 2	SOFIE: Start-	Of-Frame Toke	n Interrupt bit					
	1 = Interrupt	enabled						
	0 = Interrupt	disabled						
bit 1	UERRIE: USE	B Error Conditio	n Interrupt bit					
	1 = Interrupt	enabled						
hit 0			2 Booot Intor	runt (Dovice m	ada) ar USP (	Jotoob Intorrun	t (Heat mode)	
	Enable bit					belach mienup		
	1 = Interrupt	enabled						
	0 = Interrupt	disabled						

Register 27-16: U1IE: USB Interrupt Enable Register (all USB modes)



Register 27-17: U1EIR: USB Error Interrupt Status	is Register	
---	-------------	--

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

R/K-0, HS	U-0	R/K-0, HS					
DTOEE			PTOEE			CRC5EF	DIDEE
DISEF	_	DIVIAEF	BIOEF	DENGER	CRCIDEF	EOFEF	FIDEF
bit 7							bit 0

27

Legend:		U = Unimplemented bit, read	= Unimplemented bit, read as '0'						
R = Readable bit		K = Write '1' to clear bit	/rite '1' to clear bit HS = Hardware Settable bit						
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					
bit 15-8	Unimplement	ted: Read as '0'							

USB On-The-Go (OTG)

bit 15-8	Unimplemented: Read as '0'
bit 7	BTSEF: Bit Stuff Error Flag bit
	1 = Bit stuff error has been detected
	0 = No bit stuff error
bit 6	Unimplemented: Read as '0'
bit 5	DMAEF: DMA Error Flag bit
	1 = A USB DMA error condition detected; the data size indicated by the BD byte count field is less than
	the number of received bytes. The received data is truncated. $0 = N_0 DM_A \text{ error}$
hit 4	BTOFE: Bus Turnaround Time-out Error Elag bit
	1 = Bus turnaround time-out has occurred
	0 = No bus turnaround time-out
bit 3	DFN8EF: Data Field Size Error Flag bit
	1 = Data field was not an integral number of bytes
	0 = Data field was an integral number of bytes
bit 2	CRC16EF: CRC16 Failure Flag bit
	1 = CRC16 failed
	0 = CRC16 passed
bit 1	For Device mode:
	CRC5EF: CRC5 Host Error Flag bit
	1 = Token packet rejected due to CRC5 error
	For Host mode:
	FOFFE: End-Of-Frame Error Elag bit
	1 = End-Of-Frame error has occurred
	0 = End-Of-Frame interrupt disabled
bit 0	PIDEF: PID Check Failure Flag bit
	1 = PID check failed
	0 = PID check passed

Register 27-1	8: UTEIE:	USB Error Inte	rrupt Enable	Register			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	_	—		_		—	_
bit 15							bit 8
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BTSEE	_	DMAEE	BTOEE	DFN8EE	CRC16EE	CRC5EE EOFEE	PIDEE
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15-8		nted: Read as '	)'				
bit /	BISEE: Bit S	Stuff Error Interr	upt Enable bit				
	0 = Interrupt	t disabled					
bit 6	Unimplemer	nted: Read as '	)'				
bit 5	DMAEE: DM	IA Error Interrup	t Enable bit				
	1 = Interrupt 0 = Interrupt	t enabled t disabled					
bit 4	BTOEE: Bus	Turnaround Tir	ne-out Error In	terrupt Enable	bit		
	1 = Interrupt 0 = Interrupt	t enabled t disabled					
bit 3	DFN8EE: Da	ata Field Size Er	ror Interrupt E	nable bit			
	1 = Interrupt 0 = Interrupt	t enabled t disabled					
bit 2	CRC16EE: C	CRC16 Failure Ir	nterrupt Enable	e bit			
	1 = Interrupt 0 = Interrupt	t enabled t disabled					
bit 1	For Device m	<u>node:</u>					
	CRC5EE: CF	RC5 Host Error	Interrupt Enab	le bit			
	1 = Interrupt	enabled					
	0 = Interrupt	disabled					
	FOFFE: End	<u>ue.</u> I-Of-Frame Erro	r interrunt Ena	hle hit			
	1 = Interrupt	enabled					
	0 = Interrupt	disabled					
bit 0	PIDEE: PID	Check Failure Ir	terrupt Enable	e bit			
	1 = Interrupt	enabled					
	0 = Interrupt	aisadied					

#### aistor 27 18 way intervent Enchie Deviator

# 27.2.4 USB Endpoint Management Registers

-		-		•	-				
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0		
_		_		_			_		
bit 15				•	•		bit 8		
R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
LSPD <sup>(1</sup>	) RETRYDIS <sup>(1)</sup>	—	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSHK		
bit 7							bit 0		
Legend:									
R = Reada	able bit	W = Writable	bit	U = Unimplem	nented bit, read	1 as '0'			
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown		
bit 15-8	Unimplement	ed: Read as '	0'						
bit 7	LSPD: Low-Sp	beed Direct Co	onnection Enab	le bit (UEP0 or	1y) <sup>(1)</sup>				
	1 = Direct con	nection to a lo	ow-speed devic	e enabled					
<b>h</b> : <b>h</b> O		inection to a lo		e disabled					
DIE		etry Disable b	it (UEPU only)	• /					
	$1 = \operatorname{Retry} \operatorname{NAr}$ 0 = Retry NAr	C transactions	enabled: retrv	done in hardwa	are				
bit 5	Unimplement	ed: Read as '	0'						
bit 4	EPCONDIS: B	idirectional Er	ndpoint Control	bit					
	If EPTXEN and	EPRXEN = :	<u>1:</u>						
	1 = Disable El 0 = Enable Er	ndpoint n from ndpoint n for c	n control transfe ontrol (SETUP)	ers; only TX and transfers; TX a	d RX transfers and RX transfe	are allowed rs are also allo	wed		
	<u>For all other co</u> This bit is igno	ombinations of red.	FEPTXEN and	<u>EPRXEN:</u>					
bit 3	EPRXEN: End	point Receive	Enable bit						
	1 = Endpoint r 0 = Endpoint r	n receive enat	bled						
bit 2	EPTXEN: End	noint Transmi	t Enable bit						
	1 = Endpoint r	1 = Endpoint n transmit enabled							
1.11.4		0 = Endpoint n transmit disabled							
DIT 1	EPSIALL: Endpoint Stall Status bit								
	$\perp = \Box d point n was stalled0 = Endpoint n was not stalled$								
bit 0	EPHSHK: End	lpoint Handsh	ake Enable bit						
211 0	1 = Endpoint I	1 = Endpoint handshake enabled							
	0 = Endpoint l	nandshake dis	sabled (typically	used for isoch	nronous endpoi	nts)			
Note 1:	These bits are ava	ilable only for	U1EP0 and or	nlv in Host mor	le. For all other	· U1EPn registe	ers these hits		

#### Register 27-19: U1EPn: USB Endpoint n Control Registers (n = 0 to 15)

**Iote 1:** These bits are available only for U1EP0, and only in Host mode. For all other U1EPn registers, these bits are always unimplemented and read as '0'.

2

# 27.2.5 USB VBUS Power Control Register

R/W-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
PWMEN	—	—		—	—	PWMPOL	CNTEN	
bit 15					•		bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
_	—	—	_	—	—	—	—	
bit 7							bit 0	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplemented bit, read as '0'				
-n = Value a	it POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown	
bit 15	PWMEN: PW	/M Enable bit						
	1 = PWM ge	nerator is enab	led					
	0 = PWM ge	nerator is disab	led; output is h	neld in Reset st	ate specified b	y PWMPOL		
bit 14-10	Unimplemen	ted: Read as '	o'					
bit 9	PWMPOL: P	WM Polarity bit						
1 = PWM output is active-low and resets high								
	0 = PWM output is active-high and resets low							
bit 8	CNTEN: PWM Counter Enable bit							
	1 = Counter	is enabled						
	0 = Counter	is disabled						
bit 7-0	Unimplemen	ted: Read as '	) <b>'</b>					

#### Register 27-20: U1PWMCON: USB VBUS PWM Generator Control Register

# 27.2.6 USB Frame Registers

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	-	—	—	-	—	—		
bit 15							bit 8	
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0	
Frame Count Low Byte								
bit 7							bit 0	

#### Register 27-21: U1FRML: USB Frame Number Low Register

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-8	Unimplemented: Read as '0
----------	---------------------------

bit 7-0 **FRM0<7:0>:** 11-Bit Frame Number Lower bits The register bits are updated with the current frame number whenever a SOF token is received.

Register 27-22:	U1FRMH:	<b>USB Frame</b>	Number	High	Register
	• • • • • • • • • • • • • • • • • • • •				

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	_	_	_	—	_		
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
—	_		—	_	Frame Count High Byte		
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-3 Unimplemented: Read as '0'

bit 2-0 FRM0<10:8>: Frame Number Upper 3 bits

The register bits are updated with the current frame number whenever a SOF token is received.

# 27.3 OPERATION

This section contains a brief overview of USB operation followed by the PIC24F USB module implementation specifics, and module initialization requirements.

#### 27.3.1 USB 2.0 Operation Overview

USB is an asynchronous serial interface with a tiered star configuration. USB is implemented as a master/slave configuration. On a given bus, there can be multiple (up to 127) slaves (devices), but there is only one master (host). There are three possible module implementations: host, device, and OTG dual role.

The user should have an understanding of the USB documents available on the USB implementers web site (www.usb.org). This section provides an overview. It does not contain all the information required to implement a USB compliant interface.

#### 27.3.1.1 MODES OF OPERATION

There are two modes of USB implementations covered in this overview: host and device. Support for a dual role OTG implementation, where an application may dynamically switch its role as either host or device.

#### 27.3.1.1.1 Host

The host is the master in a USB system and is responsible for identifying all devices connected to it (enumeration), initiating all transfers, allocating bus bandwidth and supplying power to any bus-powered USB devices connected directly to it. There are two types of hosts.

#### USB Standard Host:

- A large variety of devices are supported.
- This host supports all USB transfer types.
- · USB hubs are supported to allow connection of multiple devices simultaneously.
- Device drivers can be updated to support new devices.
- A type 'A' receptacle is used for each port.
- Each port must be able to deliver a minimum of 100 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device.
- Full speed and low speed must be supported. High speed can be supported.
- This is a typical personal computer implementation.

#### Embedded Host:

- Only supports a specific list of devices, referred to as a Targeted Peripheral List (TPL).
- This type of host is only required to support transfer types required by devices in the TPL.
- USB hub support is optional.
- Device drivers are not required to be pocketable.
- A type 'A' receptacle is used for each port.
- Only speeds required by devices in the TLP must be supported.
- Each port must be able to deliver a minimum of 100 mA for a configured or unconfigured device, and optionally, up to 500 mA for a configured device.
- · This is a typical implementation for a microcontroller.

#### 27.3.1.1.2 Device

The USB device accepts data from the host and responds to requests for data. It performs some peripheral functions, such as a mouse or data storage device.

- Functionality may be class or vendor-specific.
- Draws 100 mA or less before configuration.
- · Can draw up to 500 mA after successful negotiation with the host.
- Can support low-speed, full-speed or high-speed protocol. High-speed support requires implementation of full speed.
- · Supports control transfers. Supports data transfers required for implementation.
- Optionally supports Session Request Protocol (SRP).
- · Can be bus-powered or self-powered.

#### 27.3.1.1.3 OTG Dual Role

The OTG dual role device supports both USB host and device functionality. OTG dual role devices use a micro-AB receptacle. This allows a micro-A or a micro-B plug to be attached. Both the micro-A and micro-B plugs have an additional pin, the ID pin, to signify the connect type. The plug type, micro-A or micro-B, determines the default role of the OTG device, host or USB device. An OTG device will perform the role of a host when a micro-A plug is detected. When a micro-B plug is detected, the role of a USB device is performed.

When an OTG device is directly connected to another OTG device using an OTG cable, micro-A to micro-B, Host Negotiation Protocol (HNP) can be used to swap the roles of host and USB device between the two without disconnecting and reconnecting cabling. To differentiate between the two OTG devices, the term, "A-device", is used to refer to the device connected to the micro-A plug and "B-device" is used to refer to the OTG device connected to the micro-B plug.

OTG dual role operating as a host (A-device):

- Only supports a specific list of devices, referred to as a Targeted Peripheral List (TPL). Generic class support is not allowed.
- · Only required to support transaction types required by devices in the TPL.
- · USB hub support is optional.
- · Device drivers are not required to be pocketable.
- Only a single micro-AB receptacle is used.
- Only full speed must be supported. High speed and/or low speed can be supported.
- The USB port must be able to deliver a minimum of 8 mA for a configured or unconfigured device and optionally, up to 500 mA for a configured device.
- Supports Host Negotiation Protocol (HNP) and Session Request Protocol (SRP). The host
  can switch roles to become a device. The initial role as a host or device is determined by
  the plug type, micro-A or micro-B, inserted into the micro-AB receptacle.
- The A-device supplies VBUS power, when the bus is powered, even if the roles are swapped using HNP.

OTG dual role operating as a USB device (B-device):

- · Class or vendor-specific functionality.
- Draws 8 mA or less before configuration.
- Is typically self-powered, due to low-current requirements, but can draw up to 500 mA after successful negotiation with the host.
- · Only a single micro-AB receptacle is used.
- Must support full speed. Support of low speed and or high speed is optional.
- Supports control transactions. Supports data transactions required for implementation.
- · Supports Session Request Protocol (SRP) and/or Host Negotiation Protocol (HNP).
- The A-device supplies VBUS power, when the bus is powered, even if the roles are swapped using HNP.

USB On-The-Go (OTG)

# 27.3.1.2 PROTOCOL

USB communication requires the use of a specific protocol. The following subsections provide an overview of the required protocol.

#### 27.3.1.2.1 Bus Transfers

Communication on the USB bus takes place between a host and a device in transfers. There are four transfer types possible on the bus. Each transfer type has unique features. An embedded or OTG host can implement only the control and the data transfer(s) it will use. There are three transfer speeds as defined by the USB 2.0 specification: 480 Mbps (high speed), 12 Mbps (full speed) and 1.2 Mbps (low speed). PIC24F devices support full-speed and low-speed Host mode transfers.

- Control Transfer: This is used to determine a device's type during enumeration and to control the device. A percentage of the USB bandwidth is ensured to control transfers. The data is verified by a CRC and reception by the target is verified.
- Interrupt Transfer: This is a scheduled transfer of data where the host allocates time slots for the transfers. This time slot allocation results in the device being polled in a periodic manner. The data is verified by a CRC and reception by the target is verified.
- Isochronous Transfer: This is a scheduled transfer of data where the host allocates time slots for the transactions. Reception of the data is not verified, but the data integrity is verified by the device using a CRC. This transfer type is typically used for audio and video.
- Bulk Transfer: This is used to move large amounts of data where the time of the transaction is not ensured. Time for this type of transfer is allocated from any time not allocated to the other three transfer types. The data is verified by a CRC and reception is verified.

Table 27-1 shows maximum data size, percentage of bandwidth, timeliness and integrity information for each of the transfer types.

Transaction Type	Timeliness Ensured	Data Arrival Ensured	Maximum Packet Size	Maximum Percentage of Bandwidth
Control	Yes	Yes	64	10% <sup>(1)</sup>
Interrupt	Yes	Yes	64	90%
Isochronous	Yes	No	1023	69%
Bulk	No	Yes	64	0-100%

Table 27-1: Transaction Types (Full-Speed Operation)

**Note 1:** Data stage only. By USB specification, control transfers are assured 10% of the total bandwidth. Refer to the USB specification 2.0, Section 5, for more information.

#### 27.3.1.2.2 Endpoints and USB Descriptors

All data transferred on the bus is sent or received through endpoints. USB supports devices with up to 16 endpoints. Each endpoint can have transmit (TX) and/or receive (RX) function. Each endpoint utilizes one transaction type. Endpoint 0 utilizes only control transfers.

#### 27.3.1.3 PHYSICAL BUS INTERFACE

#### 27.3.1.3.1 Bus Speed Selection

The USB specification defines full-speed operation as a host and a device and optionally, low speed and/or high speed. A data line pull-up resistor is used to identify a device as full speed or low speed. For full-speed operation, the D+ line is pulled up; for low-speed operation, the D- line is pulled up.

#### 27.3.1.3.2 VBUS Control

VBUS is the 5V USB power supplied by the host or a hub to operate bus-powered devices. The need for VBUS control depends on the role of the application. If VBUS power must be enabled and disabled, the control must be managed by firmware. The following lists the VBUS requirements. Refer to the specific device data sheet for VBUS electrical parameters.

- A standard or embedded host typically supplies power to the bus at all times.
- · A USB device never supplies power to the bus.
- An OTG dual role implementation must be able to control VBUS to comply with host and device requirements, as well as support OTG functions. An OTG A-device supplies power to the bus, and can turn off VBUS to conserve power.

**Note:** A device can pulse VBUS as part of SRP.

#### 27.3.2 PIC24F Implementation Specifics

This section details how the USB specification requirements are implemented in the PIC24F USB module.

#### 27.3.2.1 BUS SPEED

The PIC24F USB module supports the following speeds:

- Full-speed operation as a host and a device.
- · Low-speed operation as a host.

#### 27.3.2.2 ENDPOINTS AND DESCRIPTORS

All USB endpoints are implemented as buffers in RAM. The CPU and the USB module both have access to the buffers. To arbitrate access to these buffers between the USB module and the CPU, a semaphore flag system is used. Each endpoint can be configured for transmit (TX) and/or receive (RX), and each may have an ODD and an EVEN buffer.

The Buffer Descriptor Table (BDT) is used to allow the buffers to be located at any 512-byte boundary anywhere in RAM and provides status flags. The BDT is a table located in RAM that contains the address of each of the endpoint data buffers and information about each buffer (see Figure 27-2, Figure 27-3 and Figure 27-4). Each BDT entry is called a Buffer Descriptor (BD) and is 4 bytes long. Four descriptor entries are used for each endpoint; therefore, 16 bytes must be allocated for an endpoint even if all the buffers for that endpoint will not be used.

The USB module calculates a buffer's location in RAM using the BDT Pointer registers. The base of the BDT is held in register, U1BDTP1. The address of the desired buffer is then found by using the endpoint number, the type (RX/TX) and the ODD/EVEN bit to index into the BDT. The address held by this entry is the address of the desired data buffer.



Each of the 16 endpoints owns two descriptor pairs: two for packets to transmit and two for packets received. Each pair manages one or two buffers, an EVEN and an ODD. requiring a maximum of 64 descriptors (16 \* 2 \* 2).

An EVEN and ODD buffer for each direction allows the CPU to access data in one buffer while the USB module transfers data to or from the other buffer. The USB module alternates between buffers, clearing the UOWN bit automatically when the transaction for that buffer is complete. The use of alternating buffers maximizes data throughput by allowing CPU data access in parallel with data transfer. This technique is referred to as ping-pong buffering. Ping-pong buffering is optional and must be configured with the PPB<1:0> bits in the U1CNFG1 register. Figure 27-2 illustrates how the endpoints are mapped in the BDT.

© 2007 Microchip Technology Inc.



#### 27.3.2.2.1 Endpoint Control

Each endpoint is controlled by an Endpoint Control register, U1EPn, that configures the transfer direction, the handshake and the stalling properties of the endpoint. The Endpoint Control register also allows support of control transfers.

Note: In Host mode, Endpoint 0 has additional bits for auto-retry and hub support.

#### 27.3.2.2.2 Host Endpoints

The host performs all transactions though a single endpoint (Endpoint 0). All other endpoints should be disabled and other endpoint buffers are not be used.

#### 27.3.2.2.3 Device Endpoints:

Endpoint 0 must be implemented to allow a USB device to be enumerated. Devices typically implement additional endpoints to transfer data.

#### 27.3.2.3 BUFFER MANAGEMENT

Because the buffers are shared between the PIC24F and the USB module, a simple semaphore mechanism is used to distinguish current ownership of the descriptor and associated buffers in memory. This semaphore mechanism is implemented by the UOWN bit in each buffer descriptor.

The USB module clears the UOWN bit automatically when the transaction for that buffer is complete. When the UOWN bit is clear, the descriptor is owned by the PIC24F. The PIC24F may modify the descriptor and buffer at its discretion.

Software must configure the BDT entry for the next transaction, then set the UOWN bit to return control to the USB module.

A buffer descriptor is only valid if the corresponding endpoint has been enabled using the U1EPn register. The BDT is implemented in data memory and the buffer descriptors are not reset to a known state. The user needs to initialize the buffer descriptors prior to enabling them through the U1EPn. As a minimum, the UOWN bits must be cleared prior to being enabled.

In Host mode, BDT initialization is not required until the U1TOK register is written, triggering a transfer.

#### 27.3.2.3.1 Buffer Descriptor Format

The buffer descriptor has two formats.

The buffer descriptor format when software writes the descriptor and hands it to hardware is shown in Table 27-3.

The buffer descriptor format when hardware writes the descriptor and hands it back to software is shown in Table 27-4.

Table 27-2:	<b>BDT Address</b>	Generation
-------------	--------------------	------------

	BDTBA<15:9>	ENDPOINT<3:0>	DIR	PPBI	FSOTG
	15:9	8:5	4	3	2:0
bit 15-9	BDTBA<15:9>: BDT Base Address The 7-bit value is made up of the cor	bits ntents of the U1BDTP1 regi	ster.		
bit 8-5	ENDPOINT<3:0>: Transfer Endpoint 0000 = Endpoint 0 0001 = Endpoint 1	t Number bits			
	 1110 = Endpoint 14 1111 = Endpoint 15				
bit 4	<b>DIR:</b> Transfer Direction bit 1 = Transmit: SETUP/OUT for host, 0 = Receive: IN for host, SETUP/OU	IN for function T for function			
bit 3	<b>PPBI:</b> Ping-Pong Pointer bit 1 = ODD buffer 0 = EVEN buffer				
bit 2-0	Manipulated by the USB Module				

Table 2	27-3:	USB	Buffer	Descri	ptor Fo	ormat:	Softwar	'е -> На	rdware	)					
31	30	29	28	27	26	25									16
NWOU	DTS	-		DTSEN	BSTALL				BY	TE_CC	OUNT<9	):0>			
15															0
						BUF	FER_AD	DRES	S<15:0>	>					
bit 31 bit 30	UC 1 = 0 = DT 1 =	<b>DWN</b> : U = The L buffer = The C <b>S</b> : Data = Tran	ISB Own JSB mo CPU own Toggle smit a E	n bit dule ov ns the E Packe DATA1	vns the 3D and t bit <sup>(1)</sup> packet,	BD an its corr or che	d its cor espondi ck recei	rrespond ng buffe ved PID	ding but er. The l = DAT/	ffer. The JSB mc A1 if DT	e CPU i idule igi SEN =	must no nores all	t modif <u>i</u> I other f	y the BD ïelds in t	or the
bit 27	0 = DT 1 = 0 =	= Tran <b>'SEN:</b> [ = Data <sup>-</sup> = No da	smit a L Data Tog toggle s ata togg	gle Syl synchro le sync	packet, nchron nizatio hroniza	or che ization n is ena ation is	ck receiv Enable I Ibled – c perform	ved PID <sub>pit</sub> (2) lata pac ed	e = DAT	40 if D I	SEN = rect syr	1 nc value	will be	ignored	
bit 26	BS 1 = 0 =	<b>TALL:</b> Buffer given on an Buffer	Buffer S r STALL locatior y STAL r STALL	Stall En enable (UOW L hands disable	able bi ed; ST /N bit re shake ed	t ALL hai emains	ndshake set, BD	e issued value is	if a tok unchar	ken is re nged); c	eceived orrespc	that wo onding E	ould use PSTAL	e the BD L bit will	) in the get set
bit 25-	16 <b>B</b> Y	TE_CC	DUNT<9	): <b>0&gt;:</b> Ву	/te Cou	int bits									
	Th	e byte o	count re	presen	its the	numbei	of byte	s to be	transm	itted or	the ma	ximum I	numbei	of byte:	s to be

received during a transfer.

- bit 15-0 BUFFER\_ADDRESS: Buffer Address bit The starting point address of the endpoint packet data buffer (see Table 27-2).
- **Note 1:** This bit is ignored unless BDnST<DTSEN> = 1.
  - 2: The expected value of DATA PID (DATA0/DATA1) is specified in the DATA0/1 field.

31	30	29	28	27	26	25								16
NWOU	DTS		PID<	:3:0>					BY	TE_CC	OUNT<9	:0>		
15														0
						BUF	ER_AD	DRES	S<15:0>	•				

 Table 27-4:
 USB Buffer Descriptor Format: Hardware -> Software

#### bit 31 UOWN: USB Own bit

- 1 = The USB module owns the BD and its corresponding buffer. The CPU must not modify the BD or the buffer.
- 0 = The CPU owns the BD and its corresponding buffer. The USB module ignores all other fields in the BD.
- bit 30 DTS: Data Toggle Packet bit<sup>(1)</sup>
  - 1 = DATA1 packet received
  - 0 = DATA0 packet received

#### bit 29-26 PID<3:0>: Packet Identifier bits

The current token PID when a transfer completes. The values written back are the token PID values from the USB specification: 0x1 for an OUT token, 0x9 for an IN token or 0xd for a SETUP token.

In Host mode, this field is used to report the last returned PID or a transfer status indication. The possible values returned are: 0x3 DATA0, 0xb DATA1, 0x2 ACK, 0xe STALL, 0xa NAK, 0x0 Bus Time-out, 0xf Data Error.

bit 25-16 BYTE\_COUNT<9:0>: Byte Count bits

The byte count reflects the actual number of bytes received or transmitted.

#### bit 15-0 BUFFER\_ADDRESS<15:0>: Buffer Address bits

The starting point address of the endpoint packet data buffer.

**Note 1:** This bit is unchanged on an outgoing packet.

27

#### Figure 27-3: Buffer Management



# 27.3.2.4 BUFFER DESCRIPTOR CONFIGURATION

The UOWN, DTSEN and BSTALL bits in each BDT entry control the behavior of the endpoint.

Setting the DTSEN bit will enable the USB module to perform data toggle synchronization. If a packet arrives with an incorrect DTS, it will be ignored and the buffer will remain unchanged. Note that when DTSEN is enabled and the DATA bit is mismatched, the device will NAK the host to resynchronize.

Setting the BSTALL bit will cause the USB to issue a STALL handshake if a token is received by the SIE that would use the Buffer Descriptor (BD) in this location. The corresponding EPSTALL bit gets set and a STALLIF interrupt is issued. The BD is not consumed by the USB module (the UOWN bit remains set and the rest of the BD values are unchanged) when the BSTALL bit is set. A SETUP token to the stalled endpoint automatically clears the corresponding BSTALL bit.

The byte count represents the total number of bytes that will be transmitted or received. Valid byte counts are from 0 to 1023. For all endpoint transfers, the byte count is updated by the USB module with the actual number of bytes transmitted or received once the transfer is completed. If the number of bytes received exceeds the corresponding byte count value written by the firmware, the overflow bit will be set and the data will be truncated to fit the size of the buffer as given in the BTD.

# 27.3.3 Hardware Interface

#### 27.3.3.1 POWER SUPPLY REQUIREMENTS

The power supply requirements depend on the application and are outlined below.

Device

Operation as a device requires a power supply for the PIC24F and the USB transceiver. See Figure 27-4 for an overview.

Host

Operation as a host requires a power supply for the PIC24F, the USB transceiver and a 5V nominal supply for the USB VBUS. The power supply must be able to deliver 100 mA, or up to 500 mA, depending on the requirements of devices in the TPL. The application dictates if the VBUS power supply can be disabled or disconnected from the bus by the PIC24F application. See Figure 27-5 for an overview.

OTG Dual Role

Operation as an OTG dual role requires a power supply for the PIC24F, the USB transceiver and a switchable 5V nominal supply for the USB VBUS. When acting as an A-device, power must be supplied to VBUS. The power supply must be able to deliver 8 mA, 100 mA, or up to 500 mA, depending on the requirements of devices in the TPL. When acting as a B-device, power must not be supplied to VBUS. See Figure 27-6 for an overview.

# 27.3.3.2 VBUS BOOST REGULATOR INTERFACE

The VBUSON output can be used to control an off-chip 5V VBUS boost regulator. The VBUSON pin is controlled by the VBUSON bit (U10TGCON<3>).







Figure 27-5: Overview of USB Implementation as a Host

27

USB On-The-Go (OTG)





# 27.3.3.3 CLOCK REQUIREMENTS

For proper USB operation, the USB module must be clocked with a 48 MHz clock. This clock source is used to generate the timing for USB transfers; it is not the clock source for the SIE. The SIE is clocked from the same source as the CPU.

The USB module clock is derived from the Primary Oscillator (POSC) for USB operation. A USB PLL and input prescalers are provided to allow 48 MHz clock generation from a wide variety of input frequencies. The USB PLL allows the CPU and the USB module to operate at different frequencies while using POSC as a clock source.

The USB module can also use the on-board Fast RC oscillator (FRC) as a clock source. When using this clock source, the USB module will not meet the USB timing requirements. The FRC clock source is intended to allow the USB module to detect a USB wake-up and report it to the controller when operating in low-power modes.

# 27.3.4 Module Initialization

This section describes the steps that must be taken to properly initialize the OTG USB module.

#### 27.3.4.1 ENABLING THE USB HARDWARE

In order to use the USB peripheral, software must set the USBPWR (U1PWRC<0>) to '1'. This may be done in start-up boot sequence.

USBPWR is used to:

- Start the USB clock.
- Hold the USB module in its inactive state when USBPWR= 0.
- Select USB as the owner of the necessary I/O pins.
- Enable the USB transceiver.
- · Enable the USB comparators.

The USB core logic and registers will be reset when the USBPWR bit is cleared. This requires the USB module initialization process to be performed whenever the USB module is enabled. Any configuration accesses targeting the USB logic will be stalled until the Reset is complete.

#### 27.3.4.2 INITIALIZING THE BUFFER DESCRIPTOR TABLE

All descriptors for a given endpoint and direction must be initialized prior to enabling the endpoint. After a Reset, all endpoints start transfers with the EVEN buffer for transmit and receive directions. The buffers are reset when the module power is disabled (U1PWRC<USBPWR>) or after a device Reset.

TX descriptors must be written with the UOWN bit cleared to '0' (owned by software). All other TX descriptor setup may be performed any time prior to setting the UOWN bit.

RX descriptors must be fully initialized to receive data. This means that memory must be reserved for received packet data. The pointer to that memory and the size reserved in bytes must be written to the descriptor. The RX descriptor UOWN bit should be initialized to '1' (owned by hardware). The DTSEN and BSTALL bits should also be configured appropriately.

If an RX transaction is received and the RX descriptor UOWN bit is '0' (owned by software), then the USB module will return a NAK handshake to the host. This will likely cause the host to retry the transaction. In Host mode, the BDT does not need to be initialized until the host begins a transfer.

27

# 27.4 DEVICE MODE OPERATION

The following section describes how to perform a common device mode task. In Device mode, USB transfers are performed at the transfer level. The USB module automatically performs the status phase of the transfer.



Figure 27-7: USB Module Block Diagram





# 27.4.1 Enabling Device Mode

- 1. Reset the Ping-Pong Buffer Pointers by setting U1CON<PPBRST> = 1 and then clearing U1CON<PPBRST> = 0.
- 2. Disable all interrupts (U1IE = 0 and U1EIE = 0).
- 3. Clear any existing interrupt flags (U1IR = 0xFF and U1EIR = 0xFF).
- 4. Verify that VBUS is present (non-OTG devices only).
- 5. Enable the USB module (U1CON<USBEN> = 1).
- 6. Set the U1OTGCON<OTGEN> to a '1'.
- Enable the Endpoint 0 buffer to receive the first setup packet (U1EP0<EPOUTEN> = 1, U1EP0<EPHSHK> = 1).
- 8. Power-up the USB module (U1PWRC<USBPWR> = 1).
- 9. Enable the D+ pull-up resistor to signal an attach (U1OTGCON<DPPULUP> = 1).

# 27.4.2 Receiving an IN Token in Device Mode

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer. Populate it with the data to send to the host.
- 3. In the appropriate (EVEN or ODD) TX BD for the desired endpoint:
  - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
  - b) Set up the address register (BDnADR) with the starting address of the data buffer.
  - c) Set the UOWN bit of the status register to '1'.
- 4. When the USB module receives an IN token, it will automatically transmit the data in the buffer. Upon completion, the module will update the status register (BDnSTAT) and set the transfer complete interrupt (U1IR<TRNIF>).

# 27.4.3 Receiving an OUT Token in Device Mode

- 1. Attach to a USB host and enumerate as described in Chapter 9 of the USB 2.0 specification.
- 2. Create a data buffer with the amount of data you are expecting from the host.
- 3. In the appropriate (EVEN or ODD) TX BD for the desired endpoint:
  - a) Set up the status register (BDnSTAT) with the correct data toggle (DATA0/1) value and the byte count of the data buffer.
  - b) Set up the address register (BDnADR) with the starting address of the data buffer.
  - c) Set the UOWN bit of the status register to '1'.
- 4. When the USB module receives an OUT token, it will automatically receive the data the host sent into the buffer. Upon completion, the module will update the status register (BDnSTAT) and set the transfer complete interrupt (U1IR<TRNIF>).

27

# 27.5 HOST MODE OPERATION

In Host mode, only Endpoint 0 is used. Since the host initiates all transfers, the buffer descriptor does not require initialization. The buffer descriptors must be configured before a transfer is initiated, which is done by writing the U1TOK register.

The following sections describe how to perform common Host mode tasks. In Host mode, USB transfers are invoked explicitly by the host software. The host software is responsible for the Acknowledge portion of the transfer. Also, all transfers are performed using the Endpoint 0 Control register (U1EP0) and buffer descriptors.

# 27.5.1 Enable Host Mode and Discover a Connected Device

- Enable Host mode (U1CON<HOSTEN> = 1). Enable the D+ and D- pull-down resistors (U1OTGCON<DPPULDNW> = 1 and U1OTGCON<DMPULDWN> = 1), disable the D+ and D- pull-up resistors (U1OTGCON<DPPULUP> = 0 and U1OTGCON<DMPULUP> = 0). SOF generation will begin. The SOF counter is loaded with 12,000. Disable the Start-of-Frame packet generation by writing the SOF enable bit to '0' (U1CON<SOFEN> = 0).
- 2. Enable the device attach interrupt (U1IE<ATTACHIE> = 1).
- 3. Wait for the device attach interrupt (U1IR<ATTACHIF>). This is signaled by the USB device changing the state of D+ or D- from '0' to '1' (SE0 to JSTATE). After it occurs, wait for the device power to stabilize (10 ms minimum, 100 ms recommended).
- Check the state of the JSTATE and SE0 bits in the control register (U1CON). If U1CON<JSTATE> is '0', then the connecting device is low speed; otherwise, the device is full speed.
- If the connecting device is low speed, then set the low-speed enable bit in the address register (U1ADDR<LSPDEN>= 1) and the low-speed bit in the Endpoint 0 Control register (U1EP0<LSPD> = 1). If the device is full speed, clear these bits.
- 6. Reset the USB device by sending the Reset signaling for at least 50 ms (U1CON<USBRST> = 1). After 50 ms, terminate the Reset (U1CON<USBRST> = 0).
- Enable SOF packet generation to keep the connected device from going into suspend (U1CON<SOFEN> = 1).
- 8. Wait 10 ms for the device to recover from Reset.
- 9. Perform enumeration as described by Chapter 9 of the USB 2.0 specification.

# 27.5.2 Complete a Control Transaction to a Connected Device

- 1. Complete all steps to discover a connected device.
- Set up the Endpoint Control register for bidirectional control transfers U1EP0<4:0> = 0x0D.
- 3. Place a copy of the device framework setup command in a memory buffer. See Chapter 9 of the USB 2.0 specification for information on the device framework command set.
- 4. Initialize the current (EVEN or ODD) TX EP0 Buffer Descriptor (BD) to transfer the 8 bytes of command data for a device framework command (i.e., a GET DEVICE DESCRIPTOR).
  - a) Set the BD status (BD0STAT) to 0x8008 UOWN bit set, byte count of 8.
  - b) Set the BD data buffer address (BD0ADR) to the starting address of the 8-byte memory buffer containing the command.
- Set the USB device address of the target device in the address register (U1ADDR<6:0>). After a USB bus Reset, the device USB address will be zero. After enumeration, it will be set to another value between 1 and 127.
- 6. Write the token register with a SETUP to Endpoint 0, the target device's default control pipe (U1TOK = 0xD0). This will initiate a SETUP token on the bus followed by a data packet. The device handshake will be returned in the PID field of BD0STAT after the packets complete. When the module updates BD0STAT, a transfer done interrupt will be asserted (U1IR<TRNIF>). This completes the setup phase of the setup transaction as referenced in Chapter 9 of the USB specification.
- 7. To initiate the data phase of the setup transaction (i.e., get the data for the GET DEVICE DESCRIPTOR command), set up a buffer in memory to store the received data.
- 8. Initialize the current (EVEN or ODD) RX or TX (RX for IN, TX for OUT) EP0 BD to transfer the data.
  - a) Set the BD status (BD0STAT) to 0xC040 UOWN bit to '1', data toggle (DTS) to DATA1 and byte count to the length of the data buffer (in this case 64 or 0x40).
  - b) Set the BD data buffer address (BD0ADR) to the starting address of the data buffer.
- 9. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., an IN token for a GET DEVICE DESCRIPTOR command (U1TOK = 0x90)). This will initiate an IN token on the bus followed by a data packet from the device to the host. When the data packet completes, the BD0STAT is written and a transfer done interrupt will be asserted (U1IR<TRNIF>). For control transfers with a single packet data phase, this completes the data phase of the setup transaction as referenced in Chapter 9 of the USB specification. If more data needs to be transferred, return to step 8.
- 10. To initiate the status phase of the setup transaction, set up a buffer in memory to receive or send the zero length status phase data packet.
- 11. Initialize the current (EVEN or ODD) TX EP0 BD to transfer the status data.
  - a) Set the BD status (BD0STAT) to 0x8000 UOWN bit to '1', data toggle (DTS) to DATA0 and byte count to '0'.
  - b) Set the BDT buffer address field to the start address of the data buffer.
- 12. Write the Token register with the appropriate IN or OUT token to Endpoint 0, the target device's default control pipe (e.g., an OUT token for a GET DEVICE DESCRIPTOR command (U1TOK = 0x10)). This will initiate an OUT token on the bus, followed by a zero length data packet from the host to the device. When the data packet completes, the BD is updated with the handshake from the device, and a transfer done interrupt will be asserted (U1IR<TRNIF>). This completes the status phase of the setup transaction as described in Chapter 9 of the USB specification.

# 27.5.3 Send a Full-Speed Bulk Data Transfer to a Target Device

- 1. Complete all steps to discover and configure a connected device.
- Write the EP0 Control register (U1EP0) to 0x1D to enable transmit and receive transfers with handshaking enabled. If the target device is a low-speed device, also set the Low-Speed Enable bit (U1EP0<LSPDEN>). If you want the hardware to automatically retry indefinitely if the target device asserts a NAK on the transfer, clear the Retry Disable bit (U1EP0<RETRYDIS>).
- 3. Set up the current (EVEN or ODD) TX EP0 BD to transfer up to 64 bytes.
- 4. Set the USB device address of the target device in the address register (U1ADDR<6:0>).
- 5. Write the Token register (U1TOK) with an OUT token to the desired endpoint. This triggers the module's transmit state machines to begin transmitting the token and the data.
- 6. Wait for the transfer done interrupt (U1IR<TRNIF>). This will indicate that the BD has been released back to the microprocessor and the transfer has completed. If the retry disable bit is set, the handshake (ACK, NAK, STALL or ERROR (0xf)) will be returned in the BD PID field. If a stall interrupt occurs, then the pending packet must be dequeued and the error condition in the target device cleared. If a detach interrupt occurs (SE0 for more than 2.5 μs), then the target has detached (U1IR<DETACHIF>).
- 7. Once the transfer done interrupt (U1IR<TRNIF>) occurs, the BD can be examined and the next data packet queued by returning to step 2.

**Note:** USB speed, transceiver and pull-ups should only be configured during the module set-up phase. It is not recommended to change these settings while the module is enabled.

#### 27.5.3.1 USB ENABLE/MODE BITS

The USB mode of operation is controlled by three enable bits: OTGEN (U1OTGCON<2>), HOSTEN (U1CON<3>) and USBEN/SOFEN (U1CON<0>).

OTGEN selects whether the peripheral is to act as an On-The-Go part (OTGEN = 1) or not. On-The-Go devices support Session Request Protocol (SRP) and Host Negotiation Protocol (HNP) in hardware with firmware management.

HOSTEN controls whether the part is acting in the role of USB host or USB device. Note that this role may change dynamically in an OTG application.

When the USB module is not configured as a host (HOSTEN = 0), USBEN controls the connection to USB.

If the USB module is configured as a host (HOSTEN = 1), SOFEN controls whether the host is active on the USB link and sends SOF tokens every 1ms.

Note that the other USB module control registers should be properly initialized before enabling USB via these bits.

# 27.5.4 Module Operation

## 27.5.4.1 FUNCTION OPERATION

The following steps are taken to respond to a USB transaction:

- 1. Software pre-initializes the appropriate buffer descriptor (Endpoint n, DIR, PPBI) and sets the OWN bit to '1'.
- 2. Hardware receives a TOKEN PID (IN, OUT, SETUP) from the USB host and checks the appropriate buffer descriptor.
- 3. If the transaction is TX (IN), the module reads the packet data from data memory.
- 4. Hardware receives a data PID (DATA0/1/2, MDATA) and sends or receives the packet data.
- 5. If the transaction is RX (SETUP, OUT), the module writes the packet data to Data memory.
- 6. The module will issue or wait for a HANDSHAKE PID (ACK, NAK, STALL) unless the endpoint is set up as an isochronous endpoint (EPHSHK bit UEPMx<0> is cleared).
- 7. The module will update the buffer descriptor and write the OWN bit to '0' (SW owned).
- 8. The module will update the U1STAT register and set the TRNIF interrupt.
- 9. Software reads the U1STAT register and determines the endpoint and direction for the transaction.
- 10. Software reads the appropriate buffer descriptor, completes all necessary processing and then clears the TRNIF interrupt.

Note that for IN transactions (host reading data from the device), the read data must be ready when the host begins USB signaling. Otherwise, the USB module will send a NAK handshake if UOWN is '0'.

#### 27.5.4.2 USB LINK STATES

#### 27.5.4.2.1 Reset

As a host, software is required to drive Reset signaling. Software may do this by setting USBRST (U1CON<4>). As per the USB specification, the host must drive the Reset for at least 50 ms. (This does not have to be continuous Reset signaling. Refer to the USB 2.0 specification for more information.) Following Reset, the host must not initiate any downstream traffic for another 10 ms.

As a device, the USB module will assert the URSTIF (U1IR<0>) interrupt when it has detected Reset signaling for 2.5  $\mu$ s. Software must perform any Reset initialization processing at this time. This includes setting the Address register to 0x00 and enabling Endpoint 0. The URSTIF interrupt will not be set again until the Reset signaling has gone away and then has been detected again for 2.5  $\mu$ s.

#### 27.5.4.2.2 Idle and Suspend

The Idle state of the USB bus is a constant J state. When the USB bus has been Idle for 3 ms, a function should go into suspend state. During active operation, the USB host will send a SOF token every 1 ms, preventing a device from going into suspend state.

Once the USB link is in the suspend state, a USB host or device must drive resume signaling prior to initiating any bus activity. (The USB link may also be disconnected.)

As a USB host, software should consider the link in suspend state as soon as software clears the SOFEN (U1CON<0>).

As a USB function, hardware will set the IDLEIF (U1IR<4>) interrupt when it detects a constant Idle on the bus for 3 ms. Software should consider the link in suspend state when the IDLEIF interrupt is set.

Once a suspend condition has been detected, the firmware may wish to place the USB hardware in a Suspend mode by setting SUSPEND (U1PWRC<0>). The hardware Suspend mode gates the 48 MHz USB peripheral clock and places the USB transceiver in a Low-Power mode.

Additionally, the user may put the PIC24F into Sleep mode while the link is suspended.

#### 27.5.4.2.3 Driving Resume Signaling

If software wants to wake the USB bus from suspend state, it may do so by setting RESUME (U1CON<5>). This will cause the hardware to generate the proper resume signaling (including finishing with a low-speed End-Of-Packet (EOP) if a host).

A USB function should not drive resume signaling unless the Idle state has persisted for at least 5 ms. The USB host also must have enabled the function for remote wake-up.

Software must set RESUME for 1-15 ms if a USB function, or >20 ms if a USB host, then clear it to enable remote wake-up. For more information on RESUME signaling, see Section 7.1.7.7, 11.9 and 11.4.4 in the USB 2.0 specification.

Writing RESUME will automatically clear the special hardware suspend (low-power) state.

If the part is a USB host, software should, at minimum, set the SOFEN (U1CON<0>) after driving its resume signaling. Otherwise, the USB link would return right back to the suspend state. Also, software must not initiate any downstream traffic for 10 ms following the end of resume signaling.

#### 27.5.4.2.4 Receiving Resume Signaling

When the USB logic detects resume signaling on the USB bus for 2.5  $\mu$ s, hardware will set the RESUMEIF (U1IR<5>) interrupt.

A function receiving resume signaling must prepare itself to receive normal USB activity. A host receiving resume signaling must immediately start driving resume signaling of its own. The special hardware suspend (low-power) state is automatically cleared upon receiving any activity on the USB link.

Reception of any activity on the USB link (this may be due to resume signaling or a link disconnect) while the PIC24F is in Sleep mode will cause the ACTVIF (U10TGIR<4>) interrupt to be set. This will cause wake-up from Sleep.

#### 27.5.4.2.5 Session Request Protocol (SRP)

SRP support is not required by non-OTG applications. SRP may only be initiated at full speed.Refer to the On-The-Go Supplement specification for more information regarding SRP.

An OTG A-device or embedded host may decide to power-down the VBUS supply when it is not using the USB link. Software may do this by clearing VBUSON (U1OTGCON<3>). When the VBUS supply is powered down, the A-device is said to have ended a USB session.

Note: When the A-device powers down the VBUS supply, the B-device must disconnect its pull-up resistor. Software must do this by clearing DPPULUP (U10TGCON<7>) and DMPULUP (U10TGCON<6>).

An OTG A-device or embedded host may repower the VBUS supply at any time (initiate a new session). An OTG B-device may also request that the OTG A-device repower the VBUS supply (initiate a new session). This is accomplished via Session Request Protocol (SRP).

Prior to requesting a new session, the B-device must first check that the previous session has definitely ended. To do this, the B-device must check that:

- 1. VBUS supply is below the session valid voltage.
- 2. Both D+ and D- have been low for at least 2 ms.

The B-device will be notified of condition 1 by the SESENDIF (U10TGIR<2>) interrupt.

Software will have to manually check for condition 2.

The B-device may aid in achieving condition 1 by discharging the VBUS supply through a resistor. Software may do this by setting VBUSDIS (U1OTGCON<0>).

After these initial conditions are met, the B-device may begin requesting the new session. The B-device begins by pulsing the VBUS supply. Software should do this by setting VBUSCHG (UTOGCTRL<1>).

The B-device then proceeds by pulsing the D+ data line. Software should do this by setting DPPULUP (U1OTGCON<7>). The data line should be held high for 5-10 ms.

When an A-device detects SRP signaling (either via the ATTACHIF (U1IR<6>) interrupt or via the SESVDIF (U1OTGIR<3>) interrupt), the A-device must restore the VBUS supply by setting VBUSON (U1OTGCON<3>).

The B-device should not monitor the state of the VBUS supply while performing VBUS supply pulsing. When the B-device does detect that the VBUS supply has been restored (via the SESVDIF (U10TGIR<3>) interrupt), the B-device must reconnect to the USB link by pulling up D+ or D- (via the DPPULUP bit). The A-device must complete the SRP by driving USB Reset signaling.

#### 27.5.4.2.6 Host Negotiation Protocol (HNP)

An OTG application with a micro-AB receptacle must support HNP. HNP allows an OTG B-device to temporarily become the USB host. The A-device must first enable HNP in the B-device. Refer to the On-The-Go supplement for more information regarding HNP. HNP may only be initiated at full-speed.

After being enabled for HNP by the A-device, the B-device can request to become the host any time that the USB link is in suspend state by simply indicating a disconnect. Software may accomplish this by clearing DPPULUP.

When the A-device detects the disconnect condition (via the URSTIF (U1IR<0>) interrupt), the A-device may allow the B-device to take over as host. The A-device does this by signaling connect as a full-speed function. Software may accomplish this by setting DPPULUP. If the A-device instead responds with resume signaling, the A-device will remain as host.

When the B-device detects the connect condition (via ATTACHIF (U1IR<6>), the B-device becomes host. The B-device drives Reset signaling prior to using the bus.

When the B-device has finished in its role as host, it stops all bus activity and turns on its D+ pull-up resistor, DPPULUP.

When the A-device detects a suspend condition (Idle for 3 ms), the A-device turns off its D+ pull-up. The A-device may also power-down the VBUS supply to end the session.

When the A-device detects the connect condition (via ATTACHIF), the A-device resumes host operation, and drives Reset signaling.

27

# 27.6 INTERRUPTS

The USB module uses interrupts to signal USB events such as a change in status, data received and buffer empty events, to the CPU. Firmware must be able to respond to these interrupts in a timely manner.

#### 27.6.1 INTERRUPT CONTROL

Each interrupt source in the USB module has an interrupt bit and a corresponding enable bit. In addition, the UERRIF bit (U1IR<1>) is a reflection of all enabled error flags and is read-only. This bit can be used to poll the USB module for events while in an ISR.

#### 27.6.2 USB MODULE INTERRUPT REQUEST GENERATION

The USB module can generate interrupt requests from a variety of events. To interface these interrupts to the CPU, the USB interrupts are combined such that any enabled USB interrupt will cause a generic USB interrupt (if the USB interrupt is enabled) to the interrupt controller, see Figure 27-10. The USB Interrupt Service Routine (ISR) must then determine which USB event(s) caused the CPU interrupt and service them appropriately. There are two layers of interrupt registers in the USB module. The top level of bits consists of overall USB status interrupts in the U10TGIR and U1IR registers. The U10TGIR and U1IR bits are individually enabled through the corresponding bits in the U10TGIE and U1IE registers. In addition, the USB Error Condition bit (UERRIF) passes through any interrupt conditions in the U1EIR register enabled via the U1EIE register bits.

# 27.6.3 Interrupt Timing

Interrupts for transfers are generated at the end of the transfer. Figure 27-9 shows some typical event sequences that can generate a USB interrupt and when that interrupt is generated. There is no mechanism by which software can manually set an interrupt bit in the USB module.

The values in the Interrupt Enable registers (U1IE, U1EIE, U1OTGIE) only affect the propagation of an interrupt condition to the CPU's interrupt controller. Even though an interrupt is not enabled, interrupt conditions can still be polled and serviced.

# 27.6.4 Interrupt Servicing

Once an interrupt bit has been set by the USB module (in U1IR, U1EIR or U1OTGIR), it must be cleared by software by writing a '1'. The USB Interrupt, USBIF (IFS1<25>), must be cleared at the end of the ISR.





27

USB On-The-Go (OTG)

#### Figure 27-10: USB Interrupt Logic



# 27.7 I/O PINS

Figure 27-5 summarizes the use of pins relating to the USB module.

Table 27-5: Pins	Associated with the	USB Module
------------------	---------------------	------------

Mode	Pin Name	Module Control	Controlling Bit Field <sup>(1)</sup>	Required TRIS Bit Setting	Pin Type	Description
				Host		
	D+	USBEN		—	U, I/O	Data line +
	D-	USBEN		—	U, I/O	Data line -
	VBUS <sup>(2)</sup>	USBEN		_	Р	Input for USB power, connects to OTG comparators
	VBUSON	USBEN	VBUSON	—	D, O	Output to control supply for VBUS <sup>(2)</sup>
	Vusb <sup>(2)</sup>		—	_	Р	Power in for USB transceiver, output of internal USB voltage regulator (if enabled)
			I	Device		
	D+	USBEN		_	U, I/O	Data line +
	D-	USBEN		_	U, I/O	Data line -
	ID	USBEN		_	D, I	OTG mode host/device select
	VBUS <sup>(2)</sup>	USBEN	VBUSCHG, VBUSDIS	—	Р	Input for USB power, connects to OTG comparators
	VUSB <sup>(2)</sup>	_	_	_	Р	Power in for USB transceiver
			On-Th	e-Go (OTG)		
	D+	USBEN		—	U, I/O	Data line +
	D-	USBEN		_	U, I/O	Data line -
	ID	USBEN		—	D, I	OTG mode host/device select
	VBUS <sup>(2)</sup>	USBEN		—	A, I/O, P	Analog input for USB power, connects to OTG comparators
	VBUSON	USBEN	VBUSCHG, VBUSDIS VBUSON		D, O	Output to control supply for VBUS <sup>(2)</sup>
	VUSB <sup>(2)</sup>	—	—	—	Р	Power in for USB transceiver

**Legend:** I = Input, O = Output, A = Analog, D = Digital, U = USB, P = Power

Note 1: All pins are subject to the device pin priority control. See the specific device data sheet for further information.

2: JTAG boundary scan is not available on all USB pins.

# 27.8 OPERATION IN DEBUG AND POWER-SAVING MODES

## 27.8.1 Operation in Sleep

Use of Sleep mode is only recommended in two cases:

- The USB module is disabled.
- The USB module is in a suspend state.

Placing the USB module in Sleep mode while the bus is active can result in improper USB device behavior.

When the device enters Sleep mode, the clock to the USB module is maintained. The effect on the CPU clock source is dependent the USB and CPU clock configuration.

- If the CPU and USB were using the Primary Oscillator (POSC) source, the CPU is disconnected from the clock source when entering Sleep and the oscillator is left in enabled state for the USB module.
- If the CPU was using a different clock source, that clock source is disabled upon entering Sleep. The USB clock source is left enabled.

To further reduce power consumption, the USB module can be placed in Suspend mode prior to placing the CPU in Sleep. The effect on the CPU clock source is dependent on the USB and CPU clock configuration.

- If the CPU and USB were using the Primary Oscillator (POSC) source, the oscillator is disabled when the CPU enters Sleep.
- If the CPU was not sharing POSC with the USB module, POSC will be disabled when the USB module enters suspend. The CPU clock source will be disabled when the CPU enters Sleep.

The USB activity interrupt is enabled when the device enters Sleep mode. The activity interrupt should be used to awaken the device from Sleep when the device wake clock sources disabled by Sleep and suspend will be re-enabled. Oscillator start-up times and PLL lock times must be taken into account when the activity interrupt is to be used to wake the device.

# 27.8.2 Operation in Idle Mode

When the device enters Idle mode, the clock sources for the USB module and CPU are maintained.

The USB activity interrupt is enabled when the device enters Idle mode. The activity interrupt should be used to awaken the device from Idle when the device wake clock sources disabled by Idle and Suspend will be re-enabled. Oscillator start-up times and PLL lock times should be taken into account when the activity interrupt is to be used to wake the device. Refer to **Section 10. "Power-Saving Features"** for more information.

# 27.8.3 Operation in Debug Modes

## 27.8.3.1 EYE PATTERN

To assist in USB hardware debugging and testing, an eye pattern test generator is incorporated in the module. This pattern is generated by the module when the UTEYE bit (U1CNFG1<7>) is set. The USB module must be enabled (USBPWR (PWRC<0> = 1)), the USB 48 MHz clock must be enabled (SUSPEND (U1PWRC<1>) = 0) and the module is not in Freeze mode.

Once the UTEYE bit is set, the module will simply emulate a switch from a receive to transmit state, and will start transmitting a **J-K-J-K** bit sequence. The bit sequence will be repeated indefinitely while the Eye Pattern Test mode is enabled (see Figure 27-11).

**Note:** The UTEYE bit should never be set while the module is connected to an actual USB system. The mode is intended for board verification to aid with USB certification tests. This test does not properly test the transition from a receive to a transmit state. The test is intended to show a system developer the noise integrity of the USB signals, which can be affected by board traces, impedance mismatches and proximity to other system components.

#### Figure 27-11: Eye Pattern Generation Timing



#### 27.8.3.2 USB OE MONITOR

The USB  $\overline{OE}$  monitor indicates whether the USB is listening to the bus or actively driving the bus. This debug feature is enabled when the U1CNFG1<U0EMON> = 1.

The  $\overline{\text{OE}}$  Monitoring is useful for initial system debugging as well as scope triggering during eye pattern generation tests.

# 27.9 EFFECTS OF A RESET

All forms of Reset force the USB module registers to the default state.

**Note:** The USB module cannot ensure the state of the BDT, nor that of the packet data buffers contained in RAM following a Reset.

# 27.9.1 Device Reset (MCLR)

A device Reset forces all USB module registers to their Reset state. This turns the USB module off.

# 27.9.2 Power-on Reset (POR)

A POR Reset forces all USB module registers to their Reset state. This turns the USB module off.

# 27.9.3 Watchdog Timer Reset (WDT)

A WDT Reset forces all USB module registers to their Reset state. This turns the USB module off.

# 27.10 ELECTRICAL SPECIFICATIONS

Param No.	Symbol	Characteristics	Min	Тур	Max	Units	Conditions
USB313	VUSB	USB Voltage	3.0	_	3.6	V	Voltage on bus must be in this range for proper USB operation
USB315	VILUSB	Input Low Voltage for USB Buffer	_	_	0.8	V	
USB316	VIHUSB	Input High Voltage for USB Buffer	2.0	_	—	V	
USB318	VDIFS	Differential Input Sensitivity	—	_	0.2	V	
USB319	VCM	Differential Common Mode Range	0.8	_	2.5	V	The difference between D+ and D- must exceed this value while VCM is met
USB320	Zout	Driver Output Impedance	28.0		44.0	Ω	
USB321	Vol	Voltage Output Low	0.0		0.3	V	1.5 k $\Omega$ load connected to 3.6V
USB322	Voн	Voltage Output High	2.8		3.6	V	1.5 k $\Omega$ load connected to ground

#### Table 27-6: OTG Timing Requirements

© 2007 Microchip Technology Inc.

**REGISTER MAP** 27.11 A summary of the Special Function Registers associated with the PIC24F USB On-The-Go (OTG) is provided in Table 27-7.

Table 27-7	≚ 	SB OTG	i Regist	er Map														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
U10TGIR	0480		Ι	I	I	I	1	1	I	IDIF	T1MSECIF	LSTATEIF	ACTVIF	SESVDIF	SESENDIF	I	VBUSVDIF	0000
U10TGIE	0482		I	I		I		1	Ι	IDIE	T1MSECIE	LSTATEIE	ACTVIE	SESVDIE	SESENDIE	I	VBUSVDIE	0000
<b>U10TGSTAT</b>	0484		I	I	I	I	1	1		₽	Ι	LSTATE	I	SESVD	SESEND	I	VBUSVD	0000
U10TGCON	0486		I	I	I	I	I	I	I	DPPULUP	DMPULUP	DPPULDWN <sup>(2)</sup>	DMPULDWN <sup>(2)</sup>	VBUSON <sup>(2)</sup>	OTGEN <sup>(2)</sup>	VBUSCHG <sup>(2)</sup>	VBUSDIS <sup>(2)</sup>	0000
U1PWRC	0488		Ι			Ι		I		UACTPND	Ι	Ι	USLPGRD	Ι	Ι	<b>DNASUSU</b>	USBPWR	0000
U1IR	048A				Ι			Ι	Ι	STALLIF	Ι	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	URSTIF	0000
	Ê		Ι			Ι		I		STALLIF	ATTACHIF <sup>(1)</sup>	RESUMEIF	IDLEIF	TRNIF	SOFIF	UERRIF	DETACHIF <sup>(1)</sup>	0000
U1IE	048C		Ι			Ι		I		STALLIE	Ι	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	URSTIE	0000
	Ê		Ι			Ι		I		STALLIE	ATTACHIE <sup>(1)</sup>	RESUMEIE	IDLEIE	TRNIE	SOFIE	UERRIE	DETACHIE <sup>(1)</sup>	0000
U1EIR	048E		Ι		I	Ι		I		BTSEF	Ι	DMAEF	BTOEF	DFN8EF	CRC16EF	<b>CRC5EF</b>	PIDEF	0000
	Ê		I	I		I		1	Ι	BTSEF	Ι	DMAEF	BTOEF	DFN8EF	CRC16EF	EOFEF <sup>(1)</sup>	PIDEF	0000
U1EIE	0490		Ι		I	Ι		I		BTSEE	Ι	DMAEE	BTOEE	DFN8EE	CRC16EE	<b>CRC5EE</b>	PIDEE	0000
	Ê		I	I	I	I	1	1		BTSEE	Ι	DMAEE	BTOEE	DFN8EE	CRC16EE	EOFEE <sup>(1)</sup>	PIDEE	0000
<b>U1STAT</b>	0492				Ι			Ι	Ι	ENDPT3 <sup>(3)</sup>	ENDPT2 <sup>(3)</sup>	ENDPT1 <sup>(3)</sup>	ENDPT0 <sup>(3)</sup>	DIR	PPBI	Ι	Ι	0000
U1CON	0494		Ι		I	Ι		I		Ι	SE0	PKTDIS	Ι	HOSTEN	RESUME	PPBRST	USBEN	0000
	Ê		Ι			Ι		I		JSTATE	SE0	TOKBUSY	USBRST <sup>(1)</sup>	HOSTEN	RESUME	PPBRST	SOFEN <sup>(1)</sup>	0000
U1ADDR	0496		I	I		I		1	Ι	LSPDEN <sup>(1)</sup>			USB Device	s Address (DI	EVADDR)			0000
U1BDTP1	0498		Ι		I	Ι		I				Buffer Descr	iptor Table Ba	ise Address			I	0000
U1FRML	049A				Ι			Ι	Ι				Frame Cour	It Low Byte				0000
<b>U1FRMH</b>	049C	Ι	Ι	Ι	I	I	I	Ι	Ι	Ι	Ι	Ι	Ι		Fram	e Count High	Byte	0000
U1TOK <sup>(2)</sup>	049E	Ι	Ι	Ι	Ι	Ι		Ι		PID3	PID2	PID1	PID0	EP3	EP2	EP1	EP0	0000
U1SOF <sup>(2)</sup>	04A0	Ι	Ι	Ι	Ι	Ι		Ι					Start-of-Fram	e Threshold				0000
U1CNFG1	04A6	Ι	Ι	Ι	Ι	Ι		Ι		UTEYE	NOEMON	Ι	USBSIDL		Ι	PPB1	PPB0	0000
U1CNFG2	04A8	Ι	Ι	Ι	Ι	Ι		Ι		Ι	Ι	Ι	PUVBUS	<b>EXTI2CEN</b>	UVBUSDIS	UVCMPDIS	UTRDIS	0000
Legend: Note 1:	— = unir. Alternate	nplemente register c	ed, read as r bit defini	tions whe	et values a	are shown dule is ope	in hexade( srating in H	cimal. ost mode.										

äк

This register is meaningful in Host or OTG modes only. Device mode only. These bits always read as '0' in Host mode.

Table 27-7:	SU	SB OTG	Regist	ter Map	Conti	nued)											
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
U1EP0	04AA				I	Ι	I	I	Ι	LSPD <sup>(1)</sup>	RETRYDIS <sup>(1)</sup>	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP1	04AC					Ι			I		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP2	04AE					Ι			I		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP3	04B0				I		I	I	Ι		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP4	04B2				I			I	I		I	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP5	04B4				I			I	I		I	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP6	04B6	I			I			I	I	1	I	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP7	04B8				I			I	I		I	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP8	04BA					Ι			I		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP9	04BC				I			I	I		I	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP10	04BE				I			I	I		I	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP11	04C0					Ι			I		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP12	04C2					Ι			I		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP13	04C4					Ι			I		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP14	04C6					Ι			I		Ι	I	EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
U1EP15	04C8					Ι		Ι			Ι		EPCONDIS	EPRXEN	EPTXEN	EPSTALL	EPHSH
<b>U1PWMRRS</b>	04CC			USB P	ower Supt	oly PWM E	<b>Duty Cycle</b>					SN	B Power Supp	ly PWM Peri	lod		

Resets

P

0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000 0000

> PWMPOL — = unimplemented, read as '0'. Reset values are shown in hexadecimal. I 04CE PWMEN U1PWMCON Legend:

CNTEN

÷ Note

Alternate register or bit definitions when the module is operating in Host mode. This register is meaningful in Host or OTG modes only. Device mode only. These bits always read as '0' in Host mode.

ά ü

0000 0000

0000

© 2007 Microchip Technology Inc.

27

**On-The-Go (OTG)** USB

# 27.12 RELATED APPLICATION NOTES

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the PIC24F device family, but the concepts are pertinent and could be used with modification and possible limitations. The current application notes related to the USB On-The-Go (OTG) module are:

#### Title

Application Note #

No related application notes at this time.

**Note:** Please visit the Microchip web site (www.microchip.com) for additional application notes and code examples for the PIC24F family of devices.

# 27.13 REVISION HISTORY

# **Revision A (December 2007)**

This is the initial released revision of this document.

© 2007 Microchip Technology Inc.