

# PIC24FJ256GA110 Family Data Sheet

64/80/100-Pin, 16-Bit General Purpose Flash Microcontrollers with Peripheral Pin Select

DS39905B

**Preliminary** 

© 2008 Microchip Technology Inc.

#### Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not
  mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION. QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

### QUALITY MANAGEMENT SYSTEM CERTIFIED BY DNV ISO/TS 16949:2002

#### Trademarks

The Microchip name and logo, the Microchip logo, Accuron, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PRO MATE, rfPIC and SmartShunt are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.


FilterLab, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL, SmartSensor and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, In-Circuit Serial Programming, ICSP, ICEPIC, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, PICkit, PICDEM, PICDEM.net, PICtail, PIC<sup>32</sup> logo, PowerCal, PowerInfo, PowerMate, PowerTool, REAL ICE, rfLAB, Select Mode, Total Endurance, UNI/O, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

 $\ensuremath{\mathsf{SQTP}}$  is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2008, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.



Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



### 64/80/100-Pin, 16-Bit General Purpose Flash Microcontrollers with Peripheral Pin Select

#### **Power Management:**

- On-Chip 2.5V Voltage Regulator
- · Switch between Clock Sources in Real Time
- Idle, Sleep and Doze modes with Fast Wake-up and Two-Speed Start-up
- Run mode: 1 mA/MIPS, 2.0V Typical
- Standby Current with 32 kHz Oscillator: 2.6 μA, 2.0V Typical

#### **High-Performance CPU:**

- Modified Harvard Architecture
- Up to 16 MIPS Operation at 32 MHz
- 8 MHz Internal Oscillator
- 17-Bit x 17-Bit Single-Cycle Hardware Multiplier
- 32-Bit by 16-Bit Hardware Divider
- 16 x 16-Bit Working Register Array
- C Compiler Optimized Instruction Set Architecture with Flexible Addressing modes
- Linear Program Memory Addressing, Up to 12 Mbytes
- Linear Data Memory Addressing, Up to 64 Kbytes
- Two Address Generation Units for Separate Read and Write Addressing of Data Memory

#### **Analog Features:**

- 10-Bit, Up to 16-Channel Analog-to-Digital (A/D) Converter at 500 ksps:
  - Conversions available in Sleep mode
- Three Analog Comparators with Programmable Input/ Output Configuration
- Charge Time Measurement Unit (CTMU)

#### **Peripheral Features:**

- · Peripheral Pin Select:
  - Allows independent I/O mapping of many peripherals at run time
  - Continuous hardware integrity checking and safety interlocks prevent unintentional configuration changes
  - Up to 46 available pins (100-pin devices)
- Three 3-Wire/4-Wire SPI modules (supports 4 Frame modes) with 8-Level FIFO Buffer
- Three I<sup>2</sup>C<sup>™</sup> modules support Multi-Master/Slave modes and 7-Bit/10-Bit Addressing
- Four UART modules:
- Supports RS-485, RS-232, LIN/J6202 protocols and  $\text{IrDA}^{\texttt{R}}$
- On-chip hardware encoder/decoder for IrDA
- Auto-wake-up and Auto-Baud Detect (ABD)
- 4-level deep FIFO buffer
- Five 16-Bit Timers/Counters with Programmable
   Prescaler
- Nine 16-Bit Capture Inputs, each with a Dedicated Time Base
- Nine 16-Bit Compare/PWM Outputs, each with a Dedicated Time Base
- 8-Bit Parallel Master Port (PMP/PSP):
  Up to 16 address pins
  - Op to ro address pins
     Programmable polarity on control lines
- Hardware Real-Time Clock/Calendar (RTCC):
- Provides clock, calendar and alarm functions
- Programmable Cyclic Redundancy Check (CRC) Generator
- · Up to 5 External Interrupt Sources


		s)	_		Rema	ppable	e Periph	erals			(				
PIC24FJ Device	Pins	Program Memory (Bytes)	SRAM (Bytes)	Remappable Pins	Timers 16-Bit	Capture Input	Compare/ PWM Output	UART w/ Irda <sup>®</sup>	IdS	I <sup>2</sup> C™	10-Bit A/D (ch)	Comparators	dSd/dWd	OTAG	CTMU
128GA106	64	128K	16K	31	5	9	9	4	3	3	16	3	Y	Y	Y
192GA106	64	192K	16K	31	5	9	9	4	3	3	16	3	Y	Y	Y
256GA106	64	256K	16K	31	5	9	9	4	3	3	16	3	Y	Y	Y
128GA108	80	128K	16K	42	5	9	9	4	3	3	16	3	Y	Y	Y
192GA108	80	192K	16K	42	5	9	9	4	3	3	16	3	Y	Y	Y
256GA108	80	256K	16K	42	5	9	9	4	3	3	16	3	Y	Y	Y
128GA110	100	128K	16K	46	5	9	9	4	3	3	16	3	Y	Y	Y
192GA110	100	192K	16K	46	5	9	9	4	3	3	16	3	Y	Y	Y
256GA110	100	256K	16K	46	5	9	9	4	3	3	16	3	Y	Y	Y

#### **Special Microcontroller Features:**


- Operating Voltage Range of 2.0V to 3.6V
- Self-Reprogrammable under Software Control
- 5.5V Tolerant Input (digital pins only)
- Configurable Open-Drain Outputs on Digital I/O
- High-Current Sink/Source (18 mA/18 mA) on all I/O
- Selectable Power Management modes:
   Shop, Idle and Daze modes with fact wake up
- Sleep, Idle and Doze modes with fast wake-upFail-Safe Clock Monitor Operation:
  - Detects clock failure and switches to on-chip, low-power RC oscillator
- On-Chip LDO Regulator

- Power-on Reset (POR), Power-up Timer (PWRT), Low-Voltage Detect (LVD) and Oscillator Start-up Timer (OST)
- Flexible Watchdog Timer (WDT) with On-Chip Low-Power RC Oscillator for Reliable Operation
- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) and In-Circuit Debug (ICD) via 2 Pins
- JTAG Boundary Scan and Programming Support
- Brown-out Reset (BOR)
- Flash Program Memory:
  - 10,000 erase/write cycle endurance (minimum)
  - 20-year data retention minimum
  - Selectable write protection boundary
  - Write protection option for Flash Configuration Words


#### Pin Diagram (64-Pin TQFP)



#### Pin Diagram (80-Pin TQFP)



#### Pin Diagram (100-Pin TQFP)



#### **Table of Contents**

1.0	Device Overview	7
2.0	CPU	
3.0	Memory Organization	27
4.0	Flash Program Memory	49
5.0	Resets	55
6.0	Interrupt Controller	61
7.0	Oscillator Configuration	103
8.0	Power-Saving Features	113
9.0	I/O Ports	115
10.0	Timer1	141
11.0	Timer2/3 and Timer4/5	
12.0	Input Capture with Dedicated Timer	149
13.0	Output Compare with Dedicated Timer	153
14.0	Serial Peripheral Interface (SPI)	161
15.0	Inter-Integrated Circuit (I <sup>2</sup> C <sup>™</sup> )	
16.0	Universal Asynchronous Receiver Transmitter (UART)	179
17.0	Parallel Master Port (PMP)	
18.0	Real-Time Clock and Calendar (RTCC)	199
19.0	Programmable Cyclic Redundancy Check (CRC) Generator	
20.0	10-Bit High-Speed A/D Converter	213
21.0	Triple Comparator Module	223
22.0	Comparator Voltage Reference	
23.0	Charge Time Measurement Unit (CTMU)	229
24.0	Special Features	233
25.0	Development Support	245
26.0	Instruction Set Summary	
27.0	Electrical Characteristics	
	Packaging Information	
	ndix A: Revision History	
	۲	
	Vicrochip Web Site	
	omer Change Notification Service	
	omer Support	
	er Response	
Produ	uct Identification System	289

### TO OUR VALUED CUSTOMERS

It is our intention to provide our valued customers with the best documentation possible to ensure successful use of your Microchip products. To this end, we will continue to improve our publications to better suit your needs. Our publications will be refined and enhanced as new volumes and updates are introduced.

If you have any questions or comments regarding this publication, please contact the Marketing Communications Department via E-mail at **docerrors@microchip.com** or fax the **Reader Response Form** in the back of this data sheet to (480) 792-4150. We welcome your feedback.

#### Most Current Data Sheet

To obtain the most up-to-date version of this data sheet, please register at our Worldwide Web site at:

http://www.microchip.com

You can determine the version of a data sheet by examining its literature number found on the bottom outside corner of any page. The last character of the literature number is the version number, (e.g., DS30000A is version A of document DS30000).

#### Errata

An errata sheet, describing minor operational differences from the data sheet and recommended workarounds, may exist for current devices. As device/documentation issues become known to us, we will publish an errata sheet. The errata will specify the revision of silicon and revision of document to which it applies.

To determine if an errata sheet exists for a particular device, please check with one of the following:

· Microchip's Worldwide Web site; http://www.microchip.com

• Your local Microchip sales office (see last page)

When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using.

#### **Customer Notification System**

Register on our web site at www.microchip.com to receive the most current information on all of our products.

### 1.0 DEVICE OVERVIEW

This document contains device-specific information for the following devices:

- PIC24FJ128GA106 PIC24FJ128GA110
- PIC24FJ192GA106
- PIC24FJ192GA110
   PIC24FJ256GA110
- PIC24FJ256GA106
- PIC24FJ128GA108
- PIC24FJ192GA108
- PIC24FJ256GA108

This family expands on the existing line of Microchip's 16-bit general purpose microcontrollers, combining enhanced computational performance with an expanded and highly configurable peripheral feature set. The PIC24FJ256GA110 family provides a new platform for high-performance applications which have outgrown their 8-bit platforms, but don't require the power of a digital signal processor.

#### 1.1 Core Features

#### 1.1.1 16-BIT ARCHITECTURE

Central to all PIC24F devices is the 16-bit modified Harvard architecture, first introduced with Microchip's dsPIC<sup>®</sup> digital signal controllers. The PIC24F CPU core offers a wide range of enhancements, such as:

- 16-bit data and 24-bit address paths with the ability to move information between data and memory spaces
- Linear addressing of up to 12 Mbytes (program space) and 64 Kbytes (data)
- A 16-element working register array with built-in software stack support
- A 17 x 17 hardware multiplier with support for integer math
- Hardware support for 32 by 16-bit division
- An instruction set that supports multiple addressing modes and is optimized for high-level languages such as 'C'
- Operational performance up to 16 MIPS

#### 1.1.2 POWER-SAVING TECHNOLOGY

All of the devices in the PIC24FJ256GA110 family incorporate a range of features that can significantly reduce power consumption during operation. Key items include:

• **On-the-Fly Clock Switching:** The device clock can be changed under software control to the Timer1 source or the internal, low-power RC oscillator during operation, allowing the user to incorporate power-saving ideas into their software designs.

- Doze Mode Operation: When timing-sensitive applications, such as serial communications, require the uninterrupted operation of peripherals, the CPU clock speed can be selectively reduced, allowing incremental power savings without missing a beat.
- Instruction-Based Power-Saving Modes: The microcontroller can suspend all operations, or selectively shut down its core while leaving its peripherals active, with a single instruction in software.

### 1.1.3 OSCILLATOR OPTIONS AND FEATURES

All of the devices in the PIC24FJ256GA110 family offer five different oscillator options, allowing users a range of choices in developing application hardware. These include:

- Two Crystal modes using crystals or ceramic resonators.
- Two External Clock modes offering the option of a divide-by-2 clock output.
- A Fast Internal Oscillator (FRC) with a nominal 8 MHz output, which can also be divided under software control to provide clock speeds as low as 31 kHz.
- A Phase Lock Loop (PLL) frequency multiplier, available to the external oscillator modes and the FRC oscillator, which allows clock speeds of up to 32 MHz.
- A separate internal RC oscillator (LPRC) with a fixed 31 kHz output, which provides a low-power option for timing-insensitive applications.

The internal oscillator block also provides a stable reference source for the Fail-Safe Clock Monitor. This option constantly monitors the main clock source against a reference signal provided by the internal oscillator and enables the controller to switch to the internal oscillator, allowing for continued low-speed operation or a safe application shutdown.

#### 1.1.4 EASY MIGRATION

Regardless of the memory size, all devices share the same rich set of peripherals, allowing for a smooth migration path as applications grow and evolve. The consistent pinout scheme used throughout the entire family also aids in migrating from one device to the next larger, or even in jumping from 64-pin to 100-pin devices.

The PIC24F family is pin-compatible with devices in the dsPIC33 and PIC32 families, and shares some compatibility with the pinout schema for PIC18 and dsPIC30. This extends the ability of applications to grow from the relatively simple, to the powerful and complex, yet still selecting a Microchip device.

#### 1.2 Other Special Features

- **Peripheral Pin Select:** The Peripheral Pin Select feature allows most digital peripherals to be mapped over a fixed set of digital I/O pins. Users may independently map the input and/or output of any one of the many digital peripherals to any one of the I/O pins.
- **Communications:** The PIC24FJ256GA110 family incorporates a range of serial communication peripherals to handle a range of application requirements. There are three independent I<sup>2</sup>C modules that support both Master and Slave modes of operation. Devices also have, through the Peripheral Pin Select feature, four independent UARTs with built-in IrDA encoder/decoders and three SPI modules.
- Analog Features: All members of the PIC24FJ256GA110 family include a 10-bit A/D Converter module and a triple comparator module. The A/D module incorporates programmable acquisition time, allowing for a channel to be selected and a conversion to be initiated without waiting for a sampling period, as well as faster sampling speeds. The comparator module includes three analog comparators that are configurable for a wide range of operations.
- **CTMU Interface:** In addition to their other analog features, members of the PIC24FJ256GA110 family include the brand new CTMU interface module. This provides a convenient method for precision time measurement and pulse generation, and can serve as an interface for capacitive sensors.
- **Parallel Master Port**: One of the general purpose I/O ports can be reconfigured for enhanced parallel data communications. In this mode, the port can be configured for both master and slave operations, and supports 8-bit transfers with up to 16 external address lines in Master modes.
- Real-Time Clock/Calendar: This module implements a full-featured clock and calendar with alarm functions in hardware, freeing up timer resources and program memory space for use of the core application.

#### 1.3 Details on Individual Family Members

Devices in the PIC24FJ256GA110 family are available in 64-pin, 80-pin and 100-pin packages. The general block diagram for all devices is shown in Figure 1-1.

The devices are differentiated from each other in four ways:

- Flash program memory (128 Kbytes for PIC24FJ128GA1 devices, 192 Kbytes for PIC24FJ192GA1 devices and 256 Kbytes for PIC24FJ256GA1 devices).
- Available I/O pins and ports (53 pins on 6 ports for 64-pin devices, 69 pins on 7 ports for 80-pin devices, and 85 pins on 7 ports for 100-pin devices).
- 3. Available Interrupt-on-Change Notification (ICN) inputs (same as the number of available I/O pins for all devices).
- 4. Available remappable pins (31 pins on 64-pin devices, 42 pins on 80-pin devices, and 46 pins on 100-pin devices)

All other features for devices in this family are identical. These are summarized in Table 1-1.

A list of the pin features available on the PIC24FJ256GA110 family devices, sorted by function, is shown in Table 1-4. Note that this table shows the pin location of individual peripheral features and not how they are multiplexed on the same pin. This information is provided in the pinout diagrams in the beginning of the data sheet. Multiplexed features are sorted by the priority given to a feature, with the highest priority peripheral being listed first.

Features	128GA106	192GA106	256GA106					
Operating Frequency		DC – 32 MHz						
Program Memory (bytes)	128K	256K						
Program Memory (instructions)	44,032	67,072	87,552					
Data Memory (bytes)		16,384						
Interrupt Sources (soft vectors/NMI traps)		66 (62/4)						
I/O Ports		Ports B, C, D, E, F, G						
Total I/O Pins		53						
Remappable Pins		31 (29 I/O, 2 input only)	)					
Timers:								
Total Number (16-bit)		5 <sup>(1)</sup>						
32-Bit (from paired 16-bit timers)		2						
Input Capture Channels		9 <sup>(1)</sup>						
Output Compare/PWM Channels	9 <sup>(1)</sup>							
Input Change Notification Interrupt	53							
Serial Communications:								
UART		4 <sup>(1)</sup>						
SPI (3-wire/4-wire)		3 <sup>(1)</sup>						
I <sup>2</sup> C™	3							
Parallel Communications (PMP/PSP)		Yes						
JTAG Boundary Scan/Programming		Yes						
10-Bit Analog-to-Digital Module (input channels)		16						
Analog Comparators		3						
CTMU Interface		Yes						
Resets (and delays)	REPEAT Instruction, H	POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)						
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations							
Packages	64-Pin TQFP							

#### TABLE 1-1: DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 64-PIN DEVICES

**Note 1:** Peripherals are accessible through remappable pins.

Features	128GA108	192GA108	256GA108				
Operating Frequency		DC – 32 MHz					
Program Memory (bytes)	128K	192K	256K				
Program Memory (instructions)	44,032	67,072	87,552				
Data Memory (bytes)		16,384					
Interrupt Sources (soft vectors/NMI traps)		66 (62/4)					
I/O Ports		Ports A, B, C, D, E, F, O	G				
Total I/O Pins		69					
Remappable Pins		42 (31 I/O, 11 input only	y)				
Timers:							
Total Number (16-bit)		5 <sup>(1)</sup>					
32-Bit (from paired 16-bit timers)		2					
Input Capture Channels		9 <sup>(1)</sup>					
Output Compare/PWM Channels	9 <sup>(1)</sup>						
Input Change Notification Interrupt	69						
Serial Communications:							
UART		4(1)					
SPI (3-wire/4-wire)		3 <sup>(1)</sup>					
I <sup>2</sup> C™	3						
Parallel Communications (PMP/PSP)		Yes					
JTAG Boundary Scan/Programming		Yes					
10-Bit Analog-to-Digital Module (input channels)		16					
Analog Comparators		3					
CTMU Interface		Yes					
Resets (and delays)		POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)					
Instruction Set	76 Base Instruct	ions, Multiple Addressin	g Mode Variations				
Packages	80-Pin TQFP						


#### TABLE 1-2: DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 80-PIN DEVICES

**Note 1:** Peripherals are accessible through remappable pins.

Features	128GA110	192GA110	256GA110					
Operating Frequency		DC – 32 MHz						
Program Memory (bytes)	128K	128K 192K 256						
Program Memory (instructions)	44,032	67,072	87,552					
Data Memory (bytes)		16,384						
Interrupt Sources (soft vectors/NMI traps)		66 (62/4)						
I/O Ports		Ports A, B, C, D, E, F, O	G					
Total I/O Pins		85						
Remappable Pins	4	16 (32 I/O, 14 input only	y)					
Timers:								
Total Number (16-bit)		5 <sup>(1)</sup>						
32-Bit (from paired 16-bit timers)		2						
Input Capture Channels		9 <sup>(1)</sup>						
Output Compare/PWM Channels	9(1)							
Input Change Notification Interrupt	85							
Serial Communications:								
UART		4(1)						
SPI (3-wire/4-wire)		<u>3(1)</u>						
I <sup>2</sup> C™		3						
Parallel Communications (PMP/PSP)	Yes							
JTAG Boundary Scan/Programming		Yes						
10-Bit Analog-to-Digital Module (input channels)		16						
Analog Comparators		3						
CTMU Interface		Yes						
Resets (and delays)	REPEAT Instruction, H	POR, BOR, RESET Instruction, MCLR, WDT; Illegal Opcode, REPEAT Instruction, Hardware Traps, Configuration Word Mismatch (PWRT, OST, PLL Lock)						
Instruction Set	76 Base Instructions, Multiple Addressing Mode Variations							
Packages	100-Pin TQFP							

#### TABLE 1-3:DEVICE FEATURES FOR THE PIC24FJ256GA110 FAMILY: 100-PIN DEVICES

**Note 1:** Peripherals are accessible through remappable pins.



		Pin Number				
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
AN0	16	20	25	I	ANA	A/D Analog Inputs.
AN1	15	19	24	I	ANA	
AN2	14	18	23	I	ANA	
AN3	13	17	22	I	ANA	
AN4	12	16	21	I	ANA	
AN5	11	15	20	I	ANA	
AN6	17	21	26	I	ANA	
AN7	18	22	27	I	ANA	
AN8	21	27	32	I	ANA	
AN9	22	28	33	I	ANA	
AN10	23	29	34	I	ANA	
AN11	24	30	35	I	ANA	
AN12	27	33	41	I	ANA	
AN13	28	34	42	I	ANA	
AN14	29	35	43	I	ANA	
AN15	30	36	44	I	ANA	
ASCL2	—	_	66	I/O	l <sup>2</sup> C	Alternate I2C2 Synchronous Serial Clock Input/Output.
ASDA2	—	—	67	I/O	l <sup>2</sup> C	Alternate I2C2 Data Input/Output.
AVDD	19	25	30	Р	_	Positive Supply for Analog modules.
AVss	20	26	31	Р	—	Ground Reference for Analog modules.
C1INA	11	15	20	I	ANA	Comparator 1 Input A.
C1INB	12	16	21	I	ANA	Comparator 1 Input B.
C1INC	5	7	11	I	ANA	Comparator 1 Input C.
C1IND	4	6	10	I	ANA	Comparator 1 Input D.
C2INA	13	17	22	I	ANA	Comparator 2 Input A.
C2INB	14	18	23	I	ANA	Comparator 2 Input B.
C2INC	8	10	14	I	ANA	Comparator 2 Input C.
C2IND	6	8	12	I	ANA	Comparator 2 Input D.
C3INA	55	69	84	I	ANA	Comparator 3 Input A.
C3INB	54	68	83	I	ANA	Comparator 3 Input B.
C3INC	48	60	74	I	ANA	Comparator 3 Input C.
C3IND	47	59	73	I	ANA	Comparator 3 Input D.
CLKI	39	49	63	I	ANA	Main Clock Input Connection.
CLKO	40	50	64	0	_	System Clock Output.
l edenq.	TTI = TTI ir	nut huffor			от <b>–</b> С	Schmitt Trigger input buffer

TABLE 1-4:	PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS

Legend:

TTL = TTL input buffer ANA = Analog level input/output

		Pin Number			Innut	
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
CN0	48	60	74	Ι	ST	Interrupt-on-Change Inputs.
CN1	47	59	73	I	ST	
CN2	16	20	25	I	ST	
CN3	15	19	24	I	ST	
CN4	14	18	23	I	ST	
CN5	13	17	22	I	ST	
CN6	12	16	21	I	ST	
CN7	11	15	20	I	ST	
CN8	4	6	10	I	ST	
CN9	5	7	11	I	ST	
CN10	6	8	12	I	ST	
CN11	8	10	14	I	ST	
CN12	30	36	44	Ι	ST	
CN13	52	66	81	I	ST	-
CN14	53	67	82	I	ST	-
CN15	54	68	83	I	ST	4
CN16	55	69	84	I	ST	-
CN17	31	39	49	I	ST	-
CN18	32	40	50	I	ST	-
CN19	_	65	80	I	ST	-
CN20	—	37	47	I	ST	-
CN21		38	48	I	ST	-
CN22	40	50	64		ST	-
CN23	39	49	63	 	ST	
CN24	17	21	26		ST	-
CN25	18	22	27		ST	
CN26	21	27	32		ST	
CN27	22	28	33		ST	4
CN28 CN29	23 24	29	34		ST ST	4
CN29 CN30	24	30 33	35		ST	4
CN30 CN31	27	33	41 42		ST	4
CN31 CN32	28	35	42		ST	4
CN32 CN33			43	1	ST	4
CN34	_	_	38	1	ST	1
CN35	_	_	58	I	ST	1
CN36	_	_	59	1	ST	1
CN37	_	_	60		ST	1
CN38	_	_	61	· 	ST	1
CN39	_	_	91	I	ST	
CN40	_	_	92	I	ST	1
CN41	_	23	28	I	ST	1
CN42	_	24	29	I	ST	1
	TTL = TTL ir		1	1		Schmitt Trigger input buffer

#### **TABLE 1-4**: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

= TTL input buffer Legend: TTL ANA = Analog level input/output

	Р	Pin Number			Innet	
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
CN43	_	52	66	I	ST	Interrupt-on-Change Inputs.
CN44		53	67	I	ST	
CN45		4	6	I	ST	
CN46	_	—	7	I	ST	
CN47	_	5	8	I	ST	
CN48		_	9	I	ST	
CN49	46	58	72	I	ST	
CN50	49	61	76	I	ST	
CN51	50	62	77	I	ST	
CN52	51	63	78	I	ST	
CN53	42	54	68	I	ST	
CN54	43	55	69	I	ST	
CN55	44	56	70	I	ST	]
CN56	45	57	71	I	ST	
CN57		64	79	I	ST	
CN58	60	76	93	I	ST	
CN59	61	77	94	I	ST	
CN60	62	78	98	I	ST	
CN61	63	79	99	I	ST	
CN62	64	80	100	I	ST	
CN63	1	1	3	I	ST	
CN64	2	2	4	I	ST	
CN65	3	3	5	I	ST	
CN66		13	18	I	ST	
CN67	_	14	19	I	ST	
CN68	58	72	87	I	ST	
CN69	59	73	88	I	ST	
CN70	34	42	52	I	ST	
CN71	33	41	51	I	ST	
CN72	35	45	55	I	ST	]
CN73	_	44	54	I	ST	
CN74		43	53	I	ST	
CN75		—	40	I	ST	
CN76	_	—	39	I	ST	
CN77		75	90	I	ST	
CN78	_	74	89	Ι	ST	
CN79	—	—	96	I	ST	
CN80	_	—	97	I	ST	
CN81	_	—	95	I	ST	
CN82	_	—	1	I	ST	
CN83	37	47	57	I	ST	
CN84	36	46	56	I	ST	

#### PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED) **TABLE 1-4**:

TTL = TTL input buffer ANA = Analog level input/output

		Pin Number			lana - 4		
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description	
CTED1	28	34	42	I	ANA	CTMU External Edge Input 1.	
CTED2	27	33	41	Ι	ANA	CTMU External Edge Input 2.	
CTPLS	29	35	43	0	—	CTMU Pulse Output.	
CVREF	23	29	34	0		Comparator Voltage Reference Output.	
ENVREG	57	71	86	I	ST	Voltage Regulator Enable.	
INT0	35	45	55	I	ST	External Interrupt Input.	
MCLR	7	9	13	Ι	ST	Master Clear (device Reset) Input. This line is brought lov to cause a Reset.	
OSCI	39	49	63	I	ANA	Main Oscillator Input Connection.	
OSCO	40	50	64	0	ANA	Main Oscillator Output Connection.	
PGEC1	15	19	24	I/O	ST	In-Circuit Debugger/Emulator/ICSP™ Programming Clock	
PGED1	16	20	25	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.	
PGEC2	17	21	26	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.	
PGED2	18	22	27	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.	
PGEC3	11	15	20	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Clock.	
PGED3	12	16	21	I/O	ST	In-Circuit Debugger/Emulator/ICSP Programming Data.	
PMA0	30	36	44	I/O	ST	Parallel Master Port Address Bit 0 Input (Buffered Slave modes) and Output (Master modes).	
PMA1	29	35	43	I/O	ST	Parallel Master Port Address Bit 1 Input (Buffered Slave modes) and Output (Master modes).	
PMA2	8	10	14	0	_	Parallel Master Port Address (Demultiplexed Master	
PMA3	6	8	12	0	-	modes).	
PMA4	5	7	11	0	_		
PMA5	4	6	10	0	_		
PMA6	16	24	29	0	-		
PMA7	22	23	28	0	—		
PMA8	32	40	50	0	_		
PMA9	31	39	49	0	_		
PMA10	28	34	42	0	_		
PMA11	27	33	41	0	_		
PMA12	24	30	35	0	—		
PMA13	23	29	34	0	_		
PMCS1	45	57	71	I/O	ST/TTL	Parallel Master Port Chip Select 1 Strobe/Address Bit 15.	
PMCS2	44	56	70	0	ST	Parallel Master Port Chip Select 2 Strobe/Address Bit 14.	
PMBE	51	63	78	0	_	Parallel Master Port Byte Enable Strobe.	
PMD0	60	76	93	I/O	ST/TTL	Parallel Master Port Data (Demultiplexed Master mode) o	
PMD1	61	77	94	I/O	ST/TTL	Address/Data (Multiplexed Master modes).	
PMD2	62	78	98	I/O	ST/TTL		
PMD3	63	79	99	I/O	ST/TTL		
PMD4	64	80	100	I/O	ST/TTL		
PMD5	1	1	3	I/O	ST/TTL		
PMD6	2	2	4	I/O	ST/TTL		
PMD7	3	3	5	I/O	ST/TTL		
PMRD	53	67	82	0	_	Parallel Master Port Read Strobe.	
PMWR	52	66	81	0	_	Parallel Master Port Write Strobe.	

#### **TABLE 1-4**: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

		Pin Number			Innut	
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RA0	—	-	17	I/O	ST	PORTA Digital I/O.
RA1	—	_	38	I/O	ST	
RA2	_	_	58	I/O	ST	
RA3	_	_	59	I/O	ST	
RA4	_	_	60	I/O	ST	
RA5	_	_	61	I/O	ST	
RA6	_	_	91	I/O	ST	
RA7	—	_	92	I/O	ST	
RA9	_	23	28	I/O	ST	
RA10	—	24	29	I/O	ST	
RA14	—	52	66	I/O	ST	
RA15	—	53	67	I/O	ST	
RB0	16	20	25	I/O	ST	PORTB Digital I/O.
RB1	15	19	24	I/O	ST	
RB2	14	18	23	I/O	ST	
RB3	13	17	22	I/O	ST	
RB4	12	16	21	I/O	ST	
RB5	11	15	20	I/O	ST	
RB6	17	21	26	I/O	ST	
RB7	18	22	27	I/O	ST	
RB8	21	27	32	I/O	ST	
RB9	22	28	33	I/O	ST	
RB10	23	29	34	I/O	ST	
RB11	24	30	35	I/O	ST	
RB12	27	33	41	I/O	ST	
RB13	28	34	42	I/O	ST	
RB14	29	35	43	I/O	ST	
RB15	30	36	44	I/O	ST	
RC1	—	4	6	I/O	ST	PORTC Digital I/O.
RC2	—	—	7	I/O	ST	1
RC3	—	5	8	I/O	ST	1
RC4	—	_	9	I/O	ST	1
RC12	39	49	63	I/O	ST	1
RC13	47	59	73	I/O	ST	1
RC14	48	60	74	I/O	ST	1
RC15	40	50	64	I/O	ST	1
l egend:	TTI = TTI ir		1			Schmitt Trigger input buffer

#### TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output

		Pin Number			Increat	
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RD0	46	58	72	I/O	ST	PORTD Digital I/O.
RD1	49	61	76	I/O	ST	
RD2	50	62	77	I/O	ST	
RD3	51	63	78	I/O	ST	
RD4	52	66	81	I/O	ST	-
RD5	53	67	82	I/O	ST	
RD6	54	68	83	I/O	ST	
RD7	55	69	84	I/O	ST	-
RD8	42	54	68	I/O	ST	
RD9	43	55	69	I/O	ST	
RD10	44	56	70	I/O	ST	-
RD11	45	57	71	I/O	ST	
RD12	_	64	79	I/O	ST	-
RD13	_	65	80	I/O	ST	-
RD14	_	37	47	I/O	ST	
RD15	_	38	48	I/O	ST	
RE0	60	76	93	I/O	ST	PORTE Digital I/O.
RE1	61	77	94	I/O	ST	
RE2	62	78	98	I/O	ST	
RE3	63	79	99	I/O	ST	-
RE4	64	80	100	I/O	ST	
RE5	1	1	3	I/O	ST	
RE6	2	2	4	I/O	ST	
RE7	3	3	5	I/O	ST	
RE8	_	13	18	I/O	ST	
RE9	—	14	19	I/O	ST	
REFO	30	36	44	0	_	Reference Clock Output.
RF0	58	72	87	I/O	ST	PORTF Digital I/O.
RF1	59	73	88	I/O	ST	
RF2	34	42	52	I/O	ST	
RF3	33	41	51	I/O	ST	
RF4	31	39	49	I/O	ST	]
RF5	32	40	50	I/O	ST	
RF6	35	45	55	I/O	ST	]
RF7	—	44	54	I/O	ST	]
RF8	—	43	53	I/O	ST	]
RF12	—	_	40	I/O	ST	1
RF13	—	_	39	I/O	ST	]
Legend:	TTL = TTL ir	put buffer			ST = 8	Schmitt Trigger input buffer

#### TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

end: TTL = TTL input buffer ANA = Analog level input/output

	Pin Number			Incost		
Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RG0	—	75	90	I/O	ST	PORTG Digital I/O.
RG1		74	89	I/O	ST	
RG2	37	47	57	I/O	ST	
RG3	36	46	56	I/O	ST	
RG6	4	6	10	I/O	ST	
RG7	5	7	11	I/O	ST	
RG8	6	8	12	I/O	ST	
RG9	8	10	14	I/O	ST	
RG12	_	—	96	I/O	ST	
RG13	—	—	97	I/O	ST	
RG14	—	—	95	I/O	ST	
RG15	—	—	1	I/O	ST	
RP0	16	20	25	I/O	ST	Remappable Peripheral (input or output).
RP1	15	19	24	I/O	ST	
RP2	42	54	68	I/O	ST	
RP3	44	56	70	I/O	ST	
RP4	43	55	69	I/O	ST	
RP5	—	38	48	I/O	ST	
RP6	17	21	26	I/O	ST	
RP7	18	22	27	I/O	ST	
RP8	21	27	32	I/O	ST	
RP9	22	28	33	I/O	ST	
RP10	31	39	49	I/O	ST	
RP11	46	58	72	I/O	ST	
RP12	45	57	71	I/O	ST	
RP13	14	18	23	I/O	ST	
RP14	29	35	43	I/O	ST	
RP15	—	43	53	I/O	ST	
RP16	33	41	51	I/O	ST	
RP17	32	40	50	I/O	ST	-
RP18	11	15	20	I/O	ST	4
RP19	6	8	12	I/O	ST	4
RP20	53	67	82	I/O	ST	4
RP21	4	6	10	I/O	ST	4
RP22	51	63	78	I/O	ST	4
RP23	50	62	77	I/O	ST	4
RP24	49	61	76	I/O	ST	4
RP25	52	66	81	I/O	ST	4
RP26	5	7	11	I/O	ST	4
RP27	8	10	14	I/O	ST	4
RP28	12	16	21	I/O	ST	4
RP29	30	36	44	I/O	ST	4
RP30	—	42	52	I/O	ST	4
RP31		-	39	I/O	ST	
Legend:	TTL = TTL ir	nput buffer			ST = 5	Schmitt Trigger input buffer

#### TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

ANA = Analog level input/output

Function	64-Pin TQFP	80-Pin TQFP	100-Pin TQFP	I/O	Input Buffer	Description
RPI32	_	_	40	I	ST	Remappable Peripheral (input only).
RPI33	_	13	18	I	ST	
RPI34	_	14	19	I	ST	
RPI35	_	53	67	I	ST	
RPI36	_	52	66	I	ST	
RPI37	48	60	74	I	ST	
RPI38	_	4	6	I	ST	
RPI39	_	_	7	I	ST	
RPI40	_	5	8	I	ST	
RPI41	_	_	9	I	ST	
RPI42	_	64	79	I	ST	
RPI43	_	37	47	I	ST	
RPI44	_	44	54	I	ST	
RPI45	35	45	55	I	ST	
RTCC	42	54	68	0	_	Real-Time Clock Alarm/Seconds Pulse Output.
SCL1	37	47	57	I/O	l <sup>2</sup> C	I2C1 Synchronous Serial Clock Input/Output.
SCL2	32	52	58	I/O	l <sup>2</sup> C	I2C2 Synchronous Serial Clock Input/Output.
SCL3	2	2	4	I/O	l <sup>2</sup> C	I2C3 Synchronous Serial Clock Input/Output.
SDA1	36	46	56	I/O	l <sup>2</sup> C	I2C1 Data Input/Output.
SDA2	31	53	59	I/O	l <sup>2</sup> C	I2C2 Data Input/Output.
SDA3	3	3	5	I/O	I <sup>2</sup> C	I2C3 Data Input/Output.
SOSCI	47	59	73	I	ANA	Secondary Oscillator/Timer1 Clock Input.
SOSCO	48	60	74	0	ANA	Secondary Oscillator/Timer1 Clock Output.
T1CK	48	60	74	I	ST	Timer1 Clock.
ТСК	27	33	38	I	ST	JTAG Test Clock/Programming Clock Input.
TDI	28	34	60	I	ST	JTAG Test Data/Programming Data Input.
TDO	24	14	61	0	_	JTAG Test Data Output.
TMS	23	13	17	I	ST	JTAG Test Mode Select Input.
VCAP	56	70	85	Р	_	External Filter Capacitor Connection (regulator enabled).
Vdd	10, 26, 38	12, 32, 48	2, 16, 37, 46, 62	Р	—	Positive Supply for Peripheral Digital Logic and I/O Pins.
VDDCORE	56	70	85	Р	—	Positive Supply for Microcontroller Core Logic (regulator disabled).
VREF-	15	23	28	I	ANA	A/D and Comparator Reference Voltage (low) Input.
VREF+	16	24	29	I	ANA	A/D and Comparator Reference Voltage (high) Input.
Vss	9, 25, 41	11, 31, 51	15, 36, 45, 65, 75	Р	—	Ground Reference for Logic and I/O Pins.

#### TABLE 1-4: PIC24FJ256GA110 FAMILY PINOUT DESCRIPTIONS (CONTINUED)

Legend: TTL = TTL input buffer ANA = Analog level input/output

#### 2.0 CPU

Note:	This data sheet summarizes the features					
	of this group of PIC24F devices. It is not					
	intended to be a comprehensive reference					
	source. For more information, refer to the					
	"PIC24F Family Reference Manual",					
	"Section 2. CPU" (DS39703).					

The PIC24F CPU has a 16-bit (data) modified Harvard architecture with an enhanced instruction set and a 24-bit instruction word with a variable length opcode field. The Program Counter (PC) is 23 bits wide and addresses up to 4M instructions of user program memory space. A single-cycle instruction prefetch mechanism is used to help maintain throughput and provides predictable execution. All instructions execute in a single cycle, with the exception of instructions that change the program flow, the double-word move (MOV.D) instruction and the table instructions. Overhead-free program loop constructs are supported using the REPEAT instructions, which are interruptible at any point.

PIC24F devices have sixteen, 16-bit working registers in the programmer's model. Each of the working registers can act as a data, address or address offset register. The 16th working register (W15) operates as a Software Stack Pointer for interrupts and calls.

The upper 32 Kbytes of the data space memory map can optionally be mapped into program space at any 16K word boundary defined by the 8-bit Program Space Visibility Page Address (PSVPAG) register. The program to data space mapping feature lets any instruction access program space as if it were data space.

The Instruction Set Architecture (ISA) has been significantly enhanced beyond that of the PIC18, but maintains an acceptable level of backward compatibility. All PIC18 instructions and addressing modes are supported, either directly, or through simple macros. Many of the ISA enhancements have been driven by compiler efficiency needs.

The core supports Inherent (no operand), Relative, Literal, Memory Direct and three groups of addressing modes. All modes support Register Direct and various Register Indirect modes. Each group offers up to seven addressing modes. Instructions are associated with predefined addressing modes depending upon their functional requirements. For most instructions, the core is capable of executing a data (or program data) memory read, a working register (data) read, a data memory write and a program (instruction) memory read per instruction cycle. As a result, three parameter instructions can be supported, allowing trinary operations (that is, A + B = C) to be executed in a single cycle.

A high-speed, 17-bit by 17-bit multiplier has been included to significantly enhance the core arithmetic capability and throughput. The multiplier supports Signed, Unsigned and Mixed mode, 16-bit by 16-bit or 8-bit by 8-bit, integer multiplication. All multiply instructions execute in a single cycle.

The 16-bit ALU has been enhanced with integer divide assist hardware that supports an iterative non-restoring divide algorithm. It operates in conjunction with the REPEAT instruction looping mechanism and a selection of iterative divide instructions to support 32-bit (or 16-bit), divided by 16-bit, integer signed and unsigned division. All divide operations require 19 cycles to complete but are interruptible at any cycle boundary.

The PIC24F has a vectored exception scheme with up to 8 sources of non-maskable traps and up to 118 interrupt sources. Each interrupt source can be assigned to one of seven priority levels.

A block diagram of the CPU is shown in Figure 2-1.

#### 2.1 Programmer's Model

The programmer's model for the PIC24F is shown in Figure 2-2. All registers in the programmer's model are memory mapped and can be manipulated directly by instructions. A description of each register is provided in Table 2-1. All registers associated with the programmer's model are memory mapped.





TABLE 2-1: CPU CORE REGISTERS
-------------------------------

Register(s) Name	Description
W0 through W15	Working Register Array
PC	23-Bit Program Counter
SR	ALU STATUS Register
SPLIM	Stack Pointer Limit Value Register
TBLPAG	Table Memory Page Address Register
PSVPAG	Program Space Visibility Page Address Register
RCOUNT	Repeat Loop Counter Register
CORCON	CPU Control Register

#### FIGURE 2-2: PROGRAMMER'S MODEL



### 2.2 CPU Control Registers

#### REGISTER 2-1: SR: ALU STATUS REGISTER

			11.0				D/M/ O			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	R/W-0			
	_	—	—	_			DC			
bit 15							bit 8			
R/W-0 <sup>(</sup>	1) R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R-0	R/W-0	R/W-0	R/W-0	R/W-0			
IPL2(2		IPL0 <sup>(2)</sup>	RA	N	OV	Z	C			
bit 7							bit 0			
Logondu										
Legend: R = Read	able bit	W = Writable b	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15-9	Unimplemen	ted: Read as '0	3							
bit 8		f Carry/Borrow b								
		out from the 4th I	ow-order bit (f	or byte-sized da	ata) or 8th low-	order bit (for wo	ord-sized data)			
		sult occurred -out from the 4th	n or 8th low-or	der bit of the re	sult has occurr	red				
bit 7-5										
		<b>IPL2:IPL0:</b> CPU Interrupt Priority Level Status bits <sup>(1,2)</sup> 111 = CPU interrupt priority level is 7 (15); user interrupts disabled.								
		110 = CPU interrupt priority level is 6 (14)								
		101 = CPU interrupt priority Level is 5 (13)								
		100 = CPU interrupt priority level is 4 (12)								
		1 = CPU interrupt priority level is 3 (11)								
	010 = CPU interrupt priority level is 2 (10)									
	001 = CPU interrupt priority level is 1 (9) 000 = CPU interrupt priority level is 0 (8)									
bit 4	RA: REPEAT Loop Active bit									
		r loop in progress								
		oop not in progr								
bit 3	N: ALU Nega	tive bit								
	1 = Result wa	0								
	0 = Result wa	as non-negative	(zero or positi	ive)						
bit 2		OV: ALU Overflow bit								
		occurred for sig		plement) arithm	etic in this arith	metic operatio	n			
bit 1	0 = No overflow has occurred bit 1 Z: ALU Zero bit									
		1 = An operation which effects the Z bit has set it at some time in the past 0 = The most recent operation which effects the Z bit has cleared it (i.e., a non-zero result)								
bit 0	C: ALU Carry	/Borrow bit								
	1 = A carry-or	ut from the Mos out from the Mo								
Note 1:	The IPL Status bi	ts are read-only	when NSTDI	S (INTCON1<1	<b>5&gt;) =</b> 1.					
2:	The IPL Status bi	-		-	-	n the CPU Inte	rrupt Priority			

	REGISTER 2-2:	CORCON: CPU CONTROL REGISTER
--	---------------	------------------------------

Legend: U = Unimplemented bit, read as '0'							
bit 7							bit 0
		—	—	IPL3 <sup>(1)</sup>	PSV	_	—
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
							bit o
bit 15		•	•				bit 8
—	_	—	—	—	_	—	—
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0

R = R	eadable bit	W = Writable bit	C = Clearable bit	
-n = V	alue at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-4	Unimplemented: Read as '0'
bit 3	IPL3: CPU Interrupt Priority Level Status bit <sup>(1)</sup>
	<ul> <li>1 = CPU interrupt priority level is greater than 7</li> <li>0 = CPU interrupt priority level is 7 or less</li> </ul>
bit 2	PSV: Program Space Visibility in Data Space Enable bit
	1 = Program space visible in data space
	0 = Program space not visible in data space
bit 1-0	Unimplemented: Read as '0'

**Note 1:** User interrupts are disabled when IPL3 = 1.

#### 2.3 Arithmetic Logic Unit (ALU)

The PIC24F ALU is 16 bits wide and is capable of addition, subtraction, bit shifts and logic operations. Unless otherwise mentioned, arithmetic operations are 2's complement in nature. Depending on the operation, the ALU may affect the values of the Carry (C), Zero (Z), Negative (N), Overflow (OV) and Digit Carry (DC) Status bits in the SR register. The C and DC Status bits operate as Borrow and Digit Borrow bits, respectively, for subtraction operations.

The ALU can perform 8-bit or 16-bit operations, depending on the mode of the instruction that is used. Data for the ALU operation can come from the W register array, or data memory, depending on the addressing mode of the instruction. Likewise, output data from the ALU can be written to the W register array or a data memory location.

The PIC24F CPU incorporates hardware support for both multiplication and division. This includes a dedicated hardware multiplier and support hardware for 16-bit divisor division.

#### 2.3.1 MULTIPLIER

The ALU contains a high-speed, 17-bit x 17-bit multiplier. It supports unsigned, signed or mixed sign operation in several multiplication modes:

- 1. 16-bit x 16-bit signed
- 2. 16-bit x 16-bit unsigned
- 3. 16-bit signed x 5-bit (literal) unsigned
- 4. 16-bit unsigned x 16-bit unsigned
- 5. 16-bit unsigned x 5-bit (literal) unsigned
- 6. 16-bit unsigned x 16-bit signed
- 7. 8-bit unsigned x 8-bit unsigned

#### 2.3.2 DIVIDER

The divide block supports signed and unsigned integer divide operations with the following data sizes:

- 1. 32-bit signed/16-bit signed divide
- 2. 32-bit unsigned/16-bit unsigned divide
- 3. 16-bit signed/16-bit signed divide
- 4. 16-bit unsigned/16-bit unsigned divide

The quotient for all divide instructions ends up in W0 and the remainder in W1. Sixteen-bit signed and unsigned DIV instructions can specify any W register for both the 16-bit divisor (Wn), and any W register (aligned) pair (W(m + 1):Wm) for the 32-bit dividend. The divide algorithm takes one cycle per bit of divisor, so both 32-bit/16-bit and 16-bit/16-bit instructions take the same number of cycles to execute.

#### 2.3.3 MULTI-BIT SHIFT SUPPORT

The PIC24F ALU supports both single bit and single-cycle, multi-bit arithmetic and logic shifts. Multi-bit shifts are implemented using a shifter block, capable of performing up to a 15-bit arithmetic right shift, or up to a 15-bit left shift, in a single cycle. All multi-bit shift instructions only support Register Direct Addressing for both the operand source and result destination.

A full summary of instructions that use the shift operation is provided below in Table 2-2.

#### TABLE 2-2: INSTRUCTIONS THAT USE THE SINGLE AND MULTI-BIT SHIFT OPERATION

Instruction	Description	
ASR	Arithmetic shift right source register by one or more bits.	
SL	Shift left source register by one or more bits.	
LSR	Logical shift right source register by one or more bits.	

#### 3.0 MEMORY ORGANIZATION

As Harvard architecture devices, PIC24F microcontrollers feature separate program and data memory spaces and busses. This architecture also allows the direct access of program memory from the data space during code execution.

#### 3.1 **Program Address Space**


The program address memory space of the PIC24FJ256GA110 family devices is 4M instructions. The space is addressable by a 24-bit value derived

from either the 23-bit Program Counter (PC) during program execution, or from table operation or data space remapping, as described in **Section 3.3 "Interfacing Program and Data Memory Spaces"**.

User access to the program memory space is restricted to the lower half of the address range (000000h to 7FFFFFh). The exception is the use of TBLRD/TBLWT operations which use TBLPAG<7> to permit access to the Configuration bits and Device ID sections of the configuration memory space.

Memory maps for the PIC24FJ256GA110 family of devices are shown in Figure 3-1.

#### FIGURE 3-1: PROGRAM SPACE MEMORY MAP FOR PIC24FJ256GA110 FAMILY DEVICES



#### 3.1.1 PROGRAM MEMORY ORGANIZATION

The program memory space is organized in word-addressable blocks. Although it is treated as 24 bits wide, it is more appropriate to think of each address of the program memory as a lower and upper word, with the upper byte of the upper word being unimplemented. The lower word always has an even address, while the upper word has an odd address (Figure 3-2).

Program memory addresses are always word-aligned on the lower word, and addresses are incremented or decremented by two during code execution. This arrangement also provides compatibility with data memory space addressing and makes it possible to access data in the program memory space.

#### 3.1.2 HARD MEMORY VECTORS

All PIC24F devices reserve the addresses between 00000h and 000200h for hard coded program execution vectors. A hardware Reset vector is provided to redirect code execution from the default value of the PC on device Reset to the actual start of code. A GOTO instruction is programmed by the user at 000000h with the actual address for the start of code at 000002h.

PIC24F devices also have two interrupt vector tables, located from 000004h to 0000FFh and 000100h to 0001FFh. These vector tables allow each of the many device interrupt sources to be handled by separate ISRs. A more detailed discussion of the interrupt vector tables is provided in **Section 6.1 "Interrupt Vector Table"**.

#### 3.1.3 FLASH CONFIGURATION WORDS


In PIC24FJ256GA110 family devices, the top three words of on-chip program memory are reserved for configuration information. On device Reset, the configuration information is copied into the appropriate Configuration registers. The addresses of the Flash Configuration Word for devices in the PIC24FJ256GA110 family are shown in Table 3-1. Their location in the memory map is shown with the other memory vectors in Figure 3-1.

The Configuration Words in program memory are a compact format. The actual Configuration bits are mapped in several different registers in the configuration memory space. Their order in the Flash Configuration Words do not reflect a corresponding arrangement in the configuration space. Additional details on the device Configuration Words are provided in **Section 24.1** "Configuration Bits".

TABLE 3-1:	FLASH CONFIGURATION
	WORDS FOR
	PIC24FJ256GA110 FAMILY
	DEVICES

Device	Program Memory (Words)	Configuration Word Addresses
PIC24FJ128GA	44,032	0157FAh: 0157FEh
PIC24FJ192GA	67,072	020BFAh: 020BFEh
PIC24FJ256GA	87,552	02ABFAh: 02ABFEh

#### FIGURE 3-2: PROGRAM MEMORY ORGANIZATION




#### 3.2 Data Address Space

The PIC24F core has a separate, 16-bit wide data memory space, addressable as a single linear range. The data space is accessed using two Address Generation Units (AGUs), one each for read and write operations. The data space memory map is shown in Figure 3-3.

All Effective Addresses (EAs) in the data memory space are 16 bits wide and point to bytes within the data space. This gives a data space address range of 64 Kbytes or 32K words. The lower half of the data memory space (that is, when EA<15> = 0) is used for implemented memory addresses, while the upper half (EA<15> = 1) is reserved for the program space visibility area (see **Section 3.3.3 "Reading Data From Program Memory Using Program Space Visibility"**). PIC24FJ256GA110 family devices implement a total of 16 Kbytes of data memory. Should an EA point to a location outside of this area, an all zero word or byte will be returned.

#### 3.2.1 DATA SPACE WIDTH

The data memory space is organized in byte-addressable, 16-bit wide blocks. Data is aligned in data memory and registers as 16-bit words, but all data space EAs resolve to bytes. The Least Significant Bytes of each word have even addresses, while the Most Significant Bytes have odd addresses.



#### 3.2.2 DATA MEMORY ORGANIZATION AND ALIGNMENT

To maintain backward compatibility with  $PIC^{\circledast}$  devices and improve data space memory usage efficiency, the PIC24F instruction set supports both word and byte operations. As a consequence of byte accessibility, all Effective Address (EA) calculations are internally scaled to step through word-aligned memory. For example, the core recognizes that Post-Modified Register Indirect Addressing mode [Ws++] will result in a value of Ws + 1 for byte operations and Ws + 2 for word operations.

Data byte reads will read the complete word which contains the byte, using the LSb of any EA to determine which byte to select. The selected byte is placed onto the LSB of the data path. That is, data memory and registers are organized as two parallel, byte-wide entities with shared (word) address decode but separate write lines. Data byte writes only write to the corresponding side of the array or register which matches the byte address.

All word accesses must be aligned to an even address. Misaligned word data fetches are not supported, so care must be taken when mixing byte and word operations, or translating from 8-bit MCU code. If a misaligned read or write is attempted, an address error trap will be generated. If the error occurred on a read, the instruction underway is completed; if it occurred on a write, the instruction will be executed but the write will not occur. In either case, a trap is then executed, allowing the system and/or user to examine the machine state prior to execution of the address Fault.

All byte loads into any W register are loaded into the Least Significant Byte. The Most Significant Byte is not modified.

A sign-extend instruction (SE) is provided to allow users to translate 8-bit signed data to 16-bit signed values. Alternatively, for 16-bit unsigned data, users can clear the MSB of any W register by executing a zero-extend (ZE) instruction on the appropriate address.

Although most instructions are capable of operating on word or byte data sizes, it should be noted that some instructions operate only on words.

#### 3.2.3 NEAR DATA SPACE

The 8-Kbyte area between 0000h and 1FFFh is referred to as the near data space. Locations in this space are directly addressable via a 13-bit absolute address field within all memory direct instructions. The remainder of the data space is addressable indirectly. Additionally, the whole data space is addressable using MOV instructions, which support Memory Direct Addressing with a 16-bit address field.

#### 3.2.4 SFR SPACE

The first 2 Kbytes of the near data space, from 0000h to 07FFh, are primarily occupied with Special Function Registers (SFRs). These are used by the PIC24F core and peripheral modules for controlling the operation of the device.

SFRs are distributed among the modules that they control and are generally grouped together by module. Much of the SFR space contains unused addresses; these are read as '0'. A diagram of the SFR space, showing where SFRs are actually implemented, is shown in Table 3-2. Each implemented area indicates a 32-byte region where at least one address is implemented as an SFR. A complete listing of implemented SFRs, including their addresses, is shown in Tables 3-3 through 3-29.

			SFR	Space Addr	ess				
	xx00	xx20	xx40	xx60	хх	80	xxA0	xxC0	xxE0
000h		Core		ICN			Interrupts		—
100h	Tim	ners	(	Capture			C	compare	
200h	l <sup>2</sup> C™	UART	SPI/UART	SPI/I <sup>2</sup> C	S	PI	UART	I/	0
300h	A/D	A/D/CTMU			_	_		_	_
400h	_	—		_	_	_			_
500h	_	—		_	_	_	_	_	_
600h	PMP	RTC/Comp	CRC	_			PPS		_
700h	_	_	System	NVM/PMD	_	_	_	_	

 TABLE 3-2:
 IMPLEMENTED REGIONS OF SFR DATA SPACE

**Legend:** — = No implemented SFRs in this block

<b>TABLE 3-3</b> :	3-3:	CPU C	<b>CPU CORE REGISTERS MAP</b>	EGISTE	<b>RS MAF</b>	0												
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
<b>WREG0</b>	0000								Working Register 0	egister 0								0000
WREG1	0002								Working Register 1	egister 1								0000
WREG2	0004								Working Register 2	egister 2								0000
WREG3	9000								Working Register 3	egister 3								0000
WREG4	0008								Working Register 4	egister 4								0000
WREG5	A000								Working Register 5	egister 5								0000
WREG6	000C								Working Register 6	egister 6								0000
WREG7	000E								Working Register 7	egister 7								0000
WREG8	0010								Working Register 8	egister 8								0000
WREG9	0012								Working Register 9	egister 9								0000
WREG10	0014								Working Register 10	sgister 10								0000
WREG11	0016								Working Register 11	egister 11								0000
WREG12	0018								Working Register 12	sgister 12								0000
WREG13	001A								Working Register 13	egister 13								0000
WREG14	001C								Working Register 14	egister 14								0000
WREG15	001E								Working Register 15	egister 15								0800
SPLIM	0020							Stack F	Stack Pointer Limit Value Register	it Value Reç	gister							XXXX
PCL	002E							Program	Program Counter Low Word Register	ow Word R	egister							0000
PCH	0030		I	Ι		Ι						Progran	n Counter F	Program Counter Register High Byte	h Byte			0000
TBLPAG	0032		Ι	Ι	Ι	Ι	I	Ι	I			Table Mé	∋mory Pagé	Table Memory Page Address Register	Register			0000
PSVPAG	0034	Ι	Ι	Ι	Ι	Ι	Ι	Ι	I		Pr	Program Space Visibility Page Address Register	ce Visibility	Page Addr	ess Registe	эг		0000
RCOUNT	0036							Repe	Repeat Loop Counter Register	unter Regi	ster							XXXX
SR	0042	Ι	Ι	Ι	Ι	Ι	Ι		DC	IPL2	IPL1	IPL0	RA	N	٥٧	Ζ	С	0000
CORCON	0044	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι		IPL3	PSV	Ι	Ι	0000
DISICNT	0052		Ι						Disable	i Interrupts	Disable Interrupts Counter Register	gister						XXXX
Legend:	un =	implement	ed, read as	'0'. Reset v	alues are si	= unimplemented, read as '0'. Reset values are shown in hexadecimal	adecimal.											

#### DS39905B-page 31

### PIC24FJ256GA110 FAMILY

IABL	-E 3-		א אבקוג	N REGISTER MAP	Ч										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	
CNPD1	0054	CN15PDE	CN14PDE	CN13PDE	CN12PDE	CN11PDE	CN10PDE	CN9PDE	<b>CN8PDE</b>	CN7PDE	CN6PDE	CN5PDE	<b>CN4PDE</b>	CN3PDE	Ŭ
CNPD2	0056	CN31PDE	<b>CN30PDE</b>	<b>CN29PDE</b>	CN28PDE	<b>CN27PDE</b>	<b>CN26PDE</b>	<b>CN25PDE</b>	CN24PDE	CN23PDE	<b>CN22PDE</b>	CN21PDE <sup>(1)</sup>	CN20PDE <sup>(1)</sup>	CN19PDE <sup>(1)</sup>	0
CNPD3	0058	CN47PDE <sup>(1)</sup>	CN46PDE <sup>(2)</sup>	CN45PDE <sup>(1)</sup>	CN44PDE <sup>(1)</sup>	CN43PDE <sup>(1)</sup>	CN42PDE <sup>(1)</sup>	CN41PDE <sup>(1)</sup>	CN40PDE <sup>(2)</sup>	CN39PDE <sup>(2)</sup>	CN38PDE <sup>(2)</sup>	CN37PDE <sup>(2)</sup>	CN36PDE <sup>(2)</sup>	CN35PDE <sup>(2)</sup>	ð
CNPD4	005A	<b>CN63PDE</b>	<b>CN62PDE</b>	CN61PDE	<b>CN60PDE</b>	<b>CN59PDE</b>	<b>CN58PDE</b>	CN57PDE <sup>(1)</sup>	<b>CN56PDE</b>	CN55PDE	<b>CN54PDE</b>	<b>CN53PDE</b>	<b>CN52PDE</b>	CN51PDE	0
CNPD5	005C	CN79PDE <sup>(2)</sup>	CN78PDE <sup>(1)</sup>	CN77PDE <sup>(1)</sup>	CN76PDE <sup>(2)</sup>	CN75PDE <sup>(2)</sup>	CN74PDE <sup>(1)</sup>	CN73PDE <sup>(1)</sup>	CN72PDE	CN71PDE	CN70PDE <sup>(1)</sup>	<b>CN69PDE</b>	<b>CN68PDE</b>	CN67PDE <sup>(1)</sup>	ð
CNPD6	005E	Ι	Ι	Ι	Ι	-	Ι	Ι	-	I	Ι	Ι	CN84PDE	<b>CN83PDE</b>	ð
CNEN1	0900	CN15IE	CN14IE	CN13IE	CN12IE	<b>CN11IE</b>	CN10IE	<b>CN9IE</b>	CNBIE	CN7IE	CN6IE	CN5IE	<b>CN4IE</b>	CN3IE	
<b>CNEN2</b>	0062	CN31IE	CN30IE	CN29IE	CN28IE	<b>CN27IE</b>	CN26IE	CN25IE	CN24IE	CN23IE	<b>CN22IE</b>	CN211E <sup>(1)</sup>	CN20IE <sup>(1)</sup>	CN19IE <sup>(1)</sup>	
<b>CNEN3</b>	0064	CN47IE <sup>(1)</sup>	CN46IE <sup>(2)</sup>	CN45IE <sup>(1)</sup>	CN44IE <sup>(1)</sup>	CN43IE <sup>(1)</sup>	CN42IE <sup>(1)</sup>	CN41IE <sup>(1)</sup>	CN40IE <sup>(2)</sup>	CN39IE <sup>(2)</sup>	CN38IE <sup>(2)</sup>	CN371E <sup>(2)</sup>	CN36IE <sup>(2)</sup>	CN35IE <sup>(2)</sup>	С
CNEN4	9900	<b>CN63IE</b>	<b>CN62IE</b>	CN61IE	<b>CN60IE</b>	CN59IE	CN58IE	CN57IE <sup>(1)</sup>	<b>CN56IE</b>	<b>CN55IE</b>	CN54IE	<b>CN53IE</b>	<b>CN52IE</b>	CN51IE	
<b>CNEN5</b>	0068	CN79IE <sup>(2)</sup>	CN78IE <sup>(1)</sup>	CN77IE <sup>(1)</sup>	CN76IE <sup>(2)</sup>	CN75IE <sup>(2)</sup>	CN74IE <sup>(1)</sup>	CN73IE <sup>(1)</sup>	CN72IE	CN71IE	CN70IE <sup>(1)</sup>	CN69IE	<b>CN68IE</b>	CN67IE <sup>(1)</sup>	0
CNEN6	006A	Ι	-	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	Ι	CN84IE	<b>CN83IE</b>	С
CNPU1	006C	<b>CN15PUE</b>	CN14PUE	CN13PUE	<b>CN12PUE</b>	<b>CN11PUE</b>	<b>CN10PUE</b>	<b>CN9PUE</b>	<b>CN8PUE</b>	<b>CN7PUE</b>	CN6PUE	CN5PUE	CN4PUE	<b>CN3PUE</b>	)

ICN REGISTER MAP 4 ¢ TARI F

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. 0076 Legend: **CNPU6** 

Unimplemented in 64-pin and 80-pin devices; read as '0'. Unimplemented in 64-pin devices; read as '0'. ÷ ä

Note

CN83PUE CN82PUE<sup>(2)</sup> CN81PUE<sup>(2)</sup> CN80PUE<sup>(2)</sup> CN67PUE<sup>(1)</sup> CN66PUE<sup>(1)</sup> CN36PUE<sup>(2)</sup> CN35PUE<sup>(2)</sup> **CN51PUE CN52PUE CN68PUE** CN84PUE CN37PUE<sup>(2)</sup> **CN53PUE CN69PUE** T CN38PUE<sup>(2)</sup> CN70PUE<sup>(1)</sup> **CN54PUE** 

0000 0000

0000 0000

CN33PUE<sup>(2)</sup>

CN34PUE<sup>(2)</sup>

CN18PUE

CN20PUE<sup>(1)</sup> CN19PUE<sup>(1)</sup>

**CN5PUE** CN21PUE<sup>(1)</sup>

CN6PUE **CN22PUE** 

**CN7PUE CN23PUE**  CN39PUE<sup>(2)</sup> **CN55PUE** CN71PUE

CN40PUE<sup>(2)</sup>

CN42PUE<sup>(1)</sup> CN41PUE<sup>(1)</sup>

CN43PUE<sup>(1)</sup> **CN27PUE** 

CN44PUE<sup>(1)</sup> **CN60PUE** 

CN45PUE<sup>(1)</sup> **CN61PUE** 

CN47PUE<sup>(1)</sup> **CN31PUE** 

> 0200 0072

**CNPU3** 

**CN63PUE** 

CNPU4

**CN28PUE** 

**CN29PUE** 

**CN30PUE** CN46PUE<sup>(2)</sup> **CN62PUE** CN78PUE<sup>(1)</sup>

006C 006E

CNPU1 **CNPU2**  **CN56PUE** CN72PUE

CN57PUE<sup>(1)</sup>

**CN58PUE** 

**CN59PUE** 

CN74PUE<sup>(1)</sup> CN73PUE<sup>(1)</sup>

CN77PUE<sup>(1)</sup> CN76PUE<sup>(2)</sup> CN75PUE<sup>(2)</sup>

CN24PUE

**CN25PUE** 

**CN26PUE** 

CN48PUE<sup>(2)</sup>

CN49PUE **CN65PUE** 

**CN50PUE** 

**CN64PUE** 

0000

CNOPUE

**CN1PUE CN17PUE** 

CN80IE<sup>(2)</sup>

CN811E<sup>(2)</sup>

CN66IE<sup>(1)</sup> CN82IE<sup>(2)</sup> CN2PUE CN16PUE **CN32PUE** 

# PIC24FJ256GA110 FAMILY

All Resets

Bit 0

Bit 1

Bit 2

0000

CNOPDE

**CN1PDE** 

CN2PDE CN18PDE

0000

CN16PDE

CN17PDE

0000 0000 0000 0000 0000 0000 0000

**CN32PDE** 

CN33PDE<sup>(2)</sup>

CN34PDE<sup>(2)</sup>

CN48PDE<sup>(2)</sup>

CN49PDE

**CN50PDE** 

CN64PDE

**CN65PDE** 

CN66PDE<sup>(1)</sup> CN82PDE<sup>(2)</sup>

CN80PDE<sup>(2)</sup>

CN81PDE<sup>(2)</sup>

CN16IE **CN32IE** CN48IE<sup>(2)</sup> CN64IE

CN17IE

CN18IE

CN33IE<sup>(2)</sup>

CN34IE<sup>(2)</sup>

CN49IE **CN65IE** 

**CN50IE** 

CNOIE

**CN1IE** 

CN2IE

CN79PUE<sup>(2)</sup>

0074

CNPU5

| 0          | Addr         Bit 15         Bit 14           0080         NSTDIS            0082         NLTIVT         DISI           0082         ALTIVT         DISI           0082         ALTIVT         DISI           0082         ALTIVT         DISI           0084          DISI           0084         -         LTIVT           0084         -         DISI           0084         -         NTCIF           0084         -         RTCIF           0085         -         -           0086         -         -           0087         -         -           0086         -         -           0099         -         -           0099         -         -           0099         -         -           0094         -         -           0095         -         -           0094         -         -           0094         -         -           0095         -         -           0094         -         -           0094         -         -   
   
   
   
  |        |                |   | Bit 10<br>      | Bit 9          | Bit 8          | Bit 7  | Bit 6        | Bit 5         | Bit 4          | Bit 3         | Bit 2          | Bit 1         | Bit 0         | AII    |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
--
--
--
--|--------|----------------|---|-----------------|----------------|----------------|--------|--------------|---------------|----------------|---------------|----------------|---------------|---------------|--------
--|--|--|--|--|--------|--------|--------|--------|---|---------|---------|---------------|--------|--------|---|------|--|---|--|--|--|-------|--------|------|------|--------------|-------|---|------|-------|-------|--------|------|---|---|--|--|--|-------|-------|---|-------|-------|--|--------|------|------|---------|---------|------|--|--|--|--|--|--------------|-------|-------|-------|-------|-------|---|---|---|---------------|---------------|------
--|--|--|--|--|---|---|---|---|--------|---------------|---|---|----------------|---------|---|------|--|---|--|--|--|---|---|-------|---|---|---|---|-------|--------|---------------|---|------|---|--|--|----------------|---|--------|--------|--------|--------|---|---------|---------|--------|--------|--------|---|------|---|---|--|-------|--|--------|--------|--------|---|--------|--------|--------|---|---------|---------|---------|------|---|--|--|--|---|--|--------|--------|---|--------|--------|--------|---|---|---|---|------|------
--|--|---------|---|--|---------|---------|---|---------|---------|---------|---|-------|-------|-------|------|---|---|--|--|--|--|--|--|--|--------|--------|--------|---|---------|---------|---------|------|---|---|-------|-------|--|-------|-------|-------|---|---------|---------|---------|---|---------|---------|---------|------|--|---|--------|--------|--|--------|--------|--------|--|---|---|---|---|---------|---------|---------|------|------|---|-------|-------|--|--|--------|--------|--|--------|--------|--------|---|---|--|---|------|--|---|--|---------|--|--|----------------|---------|---|---------|---------|---------|---|-------|-------|-------|------|--|--|--|--|--|--|--|--|---|---------|---------|---------|---|---------|---------|---------|------|--|-------------|--------|--------|--|--------|--------|--------|---|--------|--------|--------|---|---|---|--|------
--|--|--------|--------|--|--------|--------|--------|---|--------|--------|--------|---|--------|--------|--------|------|--|--|--|--|--|--|--|--|---|--------|--------|---------------|---|--------|--------|--------|------|--|--|--|--|--|--|---------|---------|--|---------|---------|---------|---|---|--|---|------|--|--|---|---|--|--------|---------|---------|---|---------|---------|---------|---|---|--|---|------|---|--|--|--|--|--|--------|---------------|--|---|---|---|---|---|--|---|------|--|---------------|--------|--------|--|--|----------------|---------|--|---------|---------|---------|---|---|--|---|------|--|--|---|--|---|--|--|---|---|---|--|---|---|--------|--------|---------------|------|--|--|---|--|--|--|--|---|---|---------|---------|----------------|---|---|---|--|------|--|--------------|--|---------|--|---|---|----------------|---|---------|---------|----------------|---|---|---|--|------|---|----------------|--|----------------|--|---|--|---|---|---------|---------|---------|---|---------|---------|---------|------|--|----------------|---|---------|--|--|--|---------|---|---------|---------|---------|---|---------|---------|---------|------|--|------------|---|---|---|---|---|---|---|--------|--------|--------|--|--------|--------|--------|------|
| MI         0000         NNTIONS             M-TERER         NOTERER         STERTER         A DATZER         MATTER   | 0080         NSTDIS            0082         ALTIVT         DISI           0082         UZTKIF         DISI           0086         UZTKIF         UZRKIF           0086         UZTKIF         UZRKIF           0088          RTCIF           0088          RTCIF           0086          RTCIF           0086          RTCIF           0086             0086             0094             0095             0096             0097             0098             0094             0095             0094             0095             0046             0047             0048             0046             0047 <td< th=""><th></th><th></th><th></th><th></th><th>1</th><th>I</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th>Resets</th></td<>  
   
   
   
   |        |                |   |                 | 1              | I              |        |              |               |                |               |                |               |               | Resets |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
   |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |  
   |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |   
  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0000         Link         Unic         Unic <thunic< th="">         Unic         Unic         <thu< td=""><td>NN2         0082         ALTIVT         DISI           0084          -           0086         UZTXIF         UZRXIF           0086         UZTXIF         UZRXIF           0088          RTCIF           0081          RTCIF           0082          RTCIF           0081          RTCIF           0082          RTCIF           0083          RTCIF           0094          RTCIF           0095          RTCIF           0096         UZTXIE         UZTXIE           0094          RTCIF           0095          RTCIF           0096          RTCIF           0096          RTCIF           0007          RTCIF           0008          RTCIF           0004          RTCIF           0005          RTCIF           0006          RTCIF           0008          RTCIF           0008         <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>I</td><td>I</td><td>Ι</td><td>MATHERR</td><td>ADDRERR</td><td>STKERR</td><td>OSCFAIL</td><td>I</td><td>0000</td></td<></td></thu<></thunic<>    | NN2         0082         ALTIVT         DISI           0084          -           0086         UZTXIF         UZRXIF           0086         UZTXIF         UZRXIF           0088          RTCIF           0081          RTCIF           0082          RTCIF           0081          RTCIF           0082          RTCIF           0083          RTCIF           0094          RTCIF           0095          RTCIF           0096         UZTXIE         UZTXIE           0094          RTCIF           0095          RTCIF           0096          RTCIF           0096          RTCIF           0007          RTCIF           0008          RTCIF           0004          RTCIF           0005          RTCIF           0006          RTCIF           0008          RTCIF           0008 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td><td>I</td><td>I</td><td>Ι</td><td>MATHERR</td><td>ADDRERR</td><td>STKERR</td><td>OSCFAIL</td><td>I</td><td>0000</td></td<>   
   
   
   
   |        |                |   |                 |                |                | I      | I            | Ι             | MATHERR        | ADDRERR       | STKERR         | OSCFAIL       | I             | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
   |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |  
   |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |   
  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0000          ADIF         UTXNE         UT  | 0084             0086         UZTXIF         UZRXIF           0088             0088          RTCIF           0084          RTCIF           0085          RTCIF           0086          RTCIF           0087          RTCIF           0086          RTCIF           0086          RTCIF           0094             0095          RTCIE           0096          RTCIF           0096          RTCIE           0096          RTCIE           0096          RTCIE           0007          RTCIE           0008          ITIP2           0004          ITIP2           0005          ITIP2           0006          ITIP2           0008          ITIP2           0008          ITIP2           0008          ITIP2 <td></td> <td></td> <td></td> <td>SPI1IF<br/>OC4IF</td> <td> </td> <td>I</td> <td>I</td> <td>I</td> <td>Ι</td> <td>Ι</td> <td>Ι</td> <td><b>INT2EP</b></td> <td>INT1EP</td> <td>INTOEP</td> <td>0000</td>   
   
   
   
  |        |                |   | SPI1IF<br>OC4IF |                | I              | I      | I            | Ι             | Ι              | Ι             | <b>INT2EP</b>  | INT1EP        | INTOEP        | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0006         UTXPE         TSF         TAF         COAF         COSF   | 0086         UZTXIF         UZRXIF           0083          -           0084          RTCIF           0085          RTCIF           0086          RTCIF           0086          RTCIF           0086          RTCIF           0086          RTCIF           0096          RTCIF           0096          RTCIF           0096          RTCIE           0096          RTCIE           0096          RTCIE           0096          RTCIE           0096          RTCIE           0004          TIP2           0005          TIP2           0004          TIP2           0005          TIP2           0006          TIP2           0008          TIP2           0008          TIP2           0008          TIP2           0008          TIP2           00808   
   
   
   
  |        |                |   | OC4IF           | SPF1IF         | T3IF           | T2IF   | 0C2IF        | IC2IF         | Ι              | T1IF          | 0C1IF          | IC1IF         | INTOIF        | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0008          PMPF         OCCF         OCCF <th< td=""><td>0088          RTCIF           008A          RTCIF           008C          RTCIF           008C             008C             008C             008E             008E             0094          RTCIF           0095             0096          RTCIE           0097          RTCIE           0098          RTCIE           0090          RTCIE           0091          RTCIE           0092          RTCIE           0093          RTCIE           0044          RTCIE           0045          RTCIE           0046          RTCIE           0080          RTCIE           0080          RTCIE           0080          RTCIE           0080          RTCIE           0</td><td></td><td></td><td></td><td>-</td><td>OC3IF</td><td>I</td><td>IC8IF</td><td>IC7IF</td><td>Ι</td><td>INT1IF</td><td>CNIF</td><td>CMIF</td><td>MI2C1IF</td><td>SI2C1IF</td><td>0000</td></th<>   | 0088          RTCIF           008A          RTCIF           008C          RTCIF           008C             008C             008C             008E             008E             0094          RTCIF           0095             0096          RTCIE           0097          RTCIE           0098          RTCIE           0090          RTCIE           0091          RTCIE           0092          RTCIE           0093          RTCIE           0044          RTCIE           0045          RTCIE           0046          RTCIE           0080          RTCIE           0080          RTCIE           0080          RTCIE           0080          RTCIE           0  
   
   
   
   |        |                |   | -               | OC3IF          | I              | IC8IF  | IC7IF        | Ι             | INT1IF         | CNIF          | CMIF           | MI2C1IF       | SI2C1IF       | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
   |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |  
   |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |   
  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0080   | 008A          RTCIF           008C          -           008E          -           008E          -           008E          -           008E          -           0084          -           0094          -           0095         U2TXIE         U2RXIE           0096          RTCIE           0097          RTCIE           0098          RTCIE           00994          RTCIE           0095          RTCIE           0004          T1IP2           0004          T2IP2           0005          T2IP2           0004          T1R22           0005          T1R22           0005          T4IP2           0006          T4IP2           0008          T4IP2           0008          T4IP2           0008          T4IP2           0080 </td <td></td> <td></td> <td></td> <td>OC6IF</td> <td><b>OC5IF</b></td> <td>IC6IF</td> <td>IC5IF</td> <td>IC4IF</td> <td>IC3IF</td> <td>Ι</td> <td>Ι</td> <td>I</td> <td>SPI2IF</td> <td>SPF2IF</td> <td>0000</td>   
   
   
   
  |        |                |   | OC6IF           | <b>OC5IF</b>   | IC6IF          | IC5IF  | IC4IF        | IC3IF         | Ι              | Ι             | I              | SPI2IF        | SPF2IF        | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0000          CMUIF                COCIF         UZERIT         UZERIT <thuzerit< th=""></thuzerit<>   | 008C             008E             0094             0094             0096         U2TXIE         U2RXIE           0096         V2TXIE         U2RXIE           0096         V2TXIE         U2RXIE           0096         V2TXIE         U2RXIE           0097          RTCIE           0098          RTCIE           0097          RTCIE           0096          RTCIE           0004          RTCIE           0004          RTCIE           0004          RTCIE           0004          RTCIE           0004          RTRIP2           0005          RTRIP2           0006          RTRIP2           0008          RTRIP2           0008          RTRIP2           0008          RTRIP2           0008          RTRIP2           0008          RTRIP2      0  
   
   
   
  |        |                |   | 1               | 1              | I              | I      | INT4IF       | INT3IF        | Ι              | Ι             | MI2C2IF        | SI2C2IF       | I             | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0006          1C9H         0C3H         SPI3H         SPI3   | 008E             0094             0096         U2TXIE         U2RXIE           0096         U2TXIE         U2RXIE           0098             0094          RTCIE           0095          RTCIE           0096          RTCIE           0097          RTCIE           0096          RTCIE           0096          RTCIE           0004          T1P2           0004          T21P2           0004          T21P2           0004          T21P2           0005          U17XIP2           0004          T1P2           0005          U27XIP2           0008             0008             0008             0008             0008             0008 <tr tr="">          0080<td></td><td></td><td></td><td>1</td><td>1</td><td>LVDIF</td><td>I</td><td>I</td><td>I</td><td>Ι</td><td>CRCIF</td><td>UZERIF</td><td>U1ERIF</td><td>I</td><td>0000</td></tr> <tr><td>0004          ADIE         UTXE         DER         PTIE         DTAE         UTXE         DER         TTIE         DOID         UTXE         DOID         DO</td><td>0094          -           0096         U2TXIE         U2RXIE           0096         U2TXIE         U2RXIE           0098          -           0098          RTCIE           0096          RTCIE           0095          RTCIE           0096          T1P2           0096          T1P2           0096          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0005          U17XIP2           0006          T4IP2           0008          U27XIP2           0008             0008          U27XIP2           0008             0008             0008             0008             0008<td></td><td></td><td></td><td>SPF3IF</td><td>U4TXIF</td><td>U4RXIF</td><td>U4ERIF</td><td>I</td><td>MI2C3IF</td><td>SI2C3IF</td><td><b>U3TXIF</b></td><td>U3RXIF</td><td>U3ERIF</td><td>I</td><td>0000</td></td></tr> <tr><td>0000         077000         077000         073000<td>0096         U2TXIE         U2RXIE           0098          -           0091          RTCIE           0095          RTCIE           0096          RTCIE           0095          RTCIE           0096          TIP2           0096          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0005          TIP2           0006          TAIP2           0008          TAIP2           0008<td></td><td></td><td></td><td>SP11E</td><td>SPF1IE</td><td>T3IE</td><td>T2IE</td><td><b>OC2IE</b></td><td>IC2IE</td><td>Ι</td><td>T11E</td><td>OC1IE</td><td>IC1IE</td><td>INTOIE</td><td>0000</td></td></td></tr> <tr><td>0008          PMPE         0701         07021         0712         0712         0723         0723         <t< td=""><td>0098          TCIE           009A          RTCIE           009C          RTCIE           009C             009C          TIP2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A9          T2P2           00A1          T2P2           00A2          T2P2           00A3          T2P2           00A4          T2P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2</td><td></td><td></td><td></td><td>OC4IE</td><td>OC3IE</td><td>I</td><td>IC8IE</td><td>IC7IE</td><td> </td><td>INT1IE</td><td>CNIE</td><td>CMIE</td><td>MI2C1IE</td><td>SI2C1IE</td><td>0000</td></t<></td></tr> <tr><td>0004         1</td><td>009A          RTCIE           009C          -           009E          -           009E          11P2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A8          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00B4          T4P2           00B8          T4P2           00B8          C5P2           00B8          C5P2           00B4          C5P2</td><td></td><td></td><td></td><td><b>OC6IE</b></td><td>OC5IE</td><td>IC6IE</td><td>IC5IE</td><td>IC4IE</td><td>IC3IE</td><td>Ι</td><td>Ι</td><td>I</td><td><b>SPI2IE</b></td><td><b>SPF2IE</b></td><td>0000</td></tr> <tr><td>0000         10000         100000         10000         10000         &lt;</td><td>009C             009E             0034          11P2           0046          121P2           0048          121P2           0048          11212           0049          11212           0040          11212           0041          11212           0042          11212           0041          11212           0042          11212           0042          11212           0044          11212           0084          11212           0084          12112           0086          12112           0088          02112           0088          02112           0084          02112</td><td></td><td></td><td></td><td>I</td><td>I</td><td>I</td><td>Ι</td><td>INT4IE</td><td><b>INT3IE</b></td><td>Ι</td><td>Ι</td><td><b>MI2C2IE</b></td><td>SI2C2IE</td><td>I</td><td>0000</td></tr> <tr><td>0006          CO3R         SPF3IE         U4TXIE         U4TXIE</td><td>009E             00A4          T1IP2           00A6          T2IP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A6          INXIP2           00A6          INXIP2           00A6          INXIP2           00B0          INXIP2           00B4             00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2</td><td></td><td></td><td></td><td>1</td><td>1</td><td>LVDIE</td><td>I</td><td>I</td><td>I</td><td>1</td><td>CRCIE</td><td>UZERIE</td><td><b>U1ERIE</b></td><td>I</td><td>0000</td></tr> <tr><td>0044         11102         11101         11100          0C1102         0C1102         0C1102         1C1102         1C1100          INTOID2         INTOID2</td><td>0044          T1IP2           0046          T2IP2           0048          UIRXIP2           0040          UIRXIP2           0040          UIRXIP2           0041          UIRXIP2           0042          UIRXIP2           0042          CNIP2           0045          IC8IP2           0080          IC8IP2           0081          IC8IP2           0082          IC8IP2           0084          IC5IP2           0086          IC5IP2           0088          IC5IP2           0088          IC5IP2           0084          IC5IP2</td><td></td><td>T1IP0<br/>T2IP0</td><td>1</td><td>SPF3IE</td><td>U4TXIE</td><td>U4RXIE</td><td>U4ERIE</td><td>I</td><td>MI2C3IE</td><td>SI2C3IE</td><td>U3TXIE</td><td>U3RXIE</td><td>U3ERIE</td><td>I</td><td>0000</td></tr> <tr><td>0066         1         72P2         72P1         72</td><td>0046          T2IP2           0048          UTRXIP2           0048          UTRXIP2           0040          C           0041          C           0042          C           0042          C           0042          C           0042          C           0042          C           0080          U           0084          C           0086          C           0088          C           0084          C           0084          C           0084          C</td><td></td><td>T2IP0</td><td></td><td>OC1IP2</td><td>OC1IP1</td><td>OC1IP0</td><td>I</td><td>IC1IP2</td><td>IC1IP1</td><td>IC1IP0</td><td>Ι</td><td>INT0IP2</td><td>INT0IP1</td><td>INT0IP0</td><td>4444</td></tr> <tr><td>00.64          UTXUP2         UTXUP3         UTXUP3<td>0048          U1RXIP2           00AA          -           00AC          -           00AC          CNIP2           00AC          ICSIP2           00AC          ICSIP2           00AC          ICSIP2           00B0          ICSIP2           00B4          0           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B4          ICSIP2           00B4          ICSIP2</td><td></td><td></td><td>I</td><td></td><td>OC2IP1</td><td>OC2IP0</td><td>Ι</td><td>IC2IP2</td><td>IC2IP1</td><td>IC2IP0</td><td>Ι</td><td>I</td><td>Ι</td><td>I</td><td>4440</td></td></tr> <tr><td>0004   </td><td>00AA             00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00BO          T4IP2           00B2          UZTXIP2           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B8          ICSIP2</td><td></td><td>U1RXIP0</td><td>Ι</td><td></td><td>SPI1IP1</td><td>SPI1IP0</td><td>Ι</td><td>SPF1IP2</td><td>SPF1IP1</td><td>SPF1IP0</td><td>Ι</td><td>T3IP2</td><td>T3IP1</td><td>T3IP0</td><td>4444</td></tr> <tr><td>000C          CNIP2         CNIP1         CNIP2         CNIP2         CNIP3         CNIP3         CNIP1         SI2C1P3         SI2C1P3</td><td>00AC          CNIP2           00AE          IC8IP2           00B0          IT4IP2           00B2          U2TXIP2           00B4          IC8IP2           00B5          U2TXIP2           00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2</td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>AD1IP2</td><td>AD1IP1</td><td>AD1IP0</td><td>I</td><td>U1TXIP2</td><td>U1TXIP1</td><td>U1TXIP0</td><td>0044</td></tr> <tr><td>004E          1C3IP2         CI3IP1         ICTIP2         CTIP1         ICTIP2         ICTIP2         ICTIP2         ICTIP2         ILTIP2         ILTIP2</td><td>00AE          IC8IP2           00B0          T4IP2           00B2          U2TXIP2           00B4          U2TXIP2           00B4             00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2           00B8          IC5IP2</td><td>CNIP1</td><td>CNIP0</td><td> </td><td>CMIP2</td><td>CMIP1</td><td>CMIP0</td><td>I</td><td>MI2C1P2</td><td>MI2C1P1</td><td>MI2C1P0</td><td>Ι</td><td>SI2C1P2</td><td>SI2C1P1</td><td>SI2C1P0</td><td>4444</td></tr> <tr><td>0000          14/12         T4/10         T4</td><td>0080          T4IP2           0082          U2TXIP2           0084             0086          1C5IP2           0088          0C7IP2           0084          0C7IP2</td><td>IC8IP1</td><td>IC8IP0</td><td> </td><td>IC7IP2</td><td>IC7IP1</td><td>IC7IP0</td><td> </td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td>INT1IP2</td><td>INT1IP1</td><td>INT1IP0</td><td>4404</td></tr> <tr><td>0022        </td><td>0082          U2TXIP2           0084             0086          IC5IP2           0088          O71P2           0084          O71P2</td><td>T4IP1</td><td>T4IP0</td><td> </td><td></td><td>OC4IP1</td><td>OC4IP0</td><td> </td><td>OC3IP2</td><td>OC3IP1</td><td>OC3IP0</td><td>I</td><td>I</td><td> </td><td>I</td><td>4440</td></tr> <tr><td>0084               SPI2IP2         SPI2IP1         SPI2IP2         SPI2IP2         SPI2IP3         SPI2IP3</td><td>0084             0086          IC5IP2           0088          OC7IP2           008A          OC7IP2</td><td></td><td>U2TXIP0</td><td> </td><td></td><td><b>J2RXIP1</b></td><td>UZRXIPO</td><td>I</td><td>INT2IP2</td><td>INT2IP1</td><td>INT2IP0</td><td>Ι</td><td>T5IP2</td><td>T5IP1</td><td>T5IP0</td><td>4444</td></tr> <tr><td>0086          ICSIP2         ICSIP2         ICSIP2         ICSIP2         ICSIP0                                  ICSIP2         ICSIP0          ICSIP2         ICSIP0          ICSIP2         ICSIP0          ICSIP2         <thi< td=""><td>00B6          IC5IP2           00B8          OC7IP2           00BA         </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>Ι</td><td>SPI2IP2</td><td>SPI2IP1</td><td>SPI2IP0</td><td>Ι</td><td>SPF2IP2</td><td>SPF2IP1</td><td>SPF2IP0</td><td>0044</td></thi<></td></tr> <tr><td>0088          0C7/P2         0C7/P1         0C1/P1         0C1/P1</td><td>00BA OC7IP2</td><td>IC5IP1</td><td>IC5IP0</td><td> </td><td>IC4IP2</td><td>IC4IP1</td><td>IC4IP0</td><td>Ι</td><td>IC3IP2</td><td>IC3IP1</td><td>IC3IP0</td><td>Ι</td><td>I</td><td>Ι</td><td> </td><td>4440</td></tr> <tr><td>0084                0.0812         PMPIP0         PMPIP0          00812         00812          00812         PMP12         PMP12</td><td></td><td>OC7IP1</td><td>OC7IP0</td><td> </td><td>OC6IP2</td><td>OC6IP1</td><td>OC6IP0</td><td>I</td><td>OC5IP2</td><td>OC5IP1</td><td>OC5IP0</td><td>Ι</td><td>IC6IP2</td><td>IC6IP1</td><td>IC6IP0</td><td>4444</td></tr> <tr><td>008C              MIZCZP1         MIZCZP0         MIZCZP1         SIZCZP1         SIZCP1         &lt;</td><td></td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>Ι</td><td>PMPIP2</td><td>PMPIP1</td><td><b>DMPIP0</b></td><td>Ι</td><td>OC8IP2</td><td>OC8IP1</td><td>OC8IP0</td><td>0044</td></tr> <tr><td>006E             INTAIP2  <td></td><td> </td><td> </td><td></td><td></td><td>MI2C2P1</td><td>MI2C2P0</td><td> </td><td>SI2C2P2</td><td>SI2C2P1</td><td>SI2C2P0</td><td>I</td><td>I</td><td> </td><td>I</td><td>0440</td></td></tr> <tr><td>0002             RTCIP2         RTCIP0  </td><td></td><td>I</td><td>I</td><td> </td><td>NT4IP2</td><td>INT4IP1</td><td>INT4IP0</td><td>Ι</td><td>INT3IP2</td><td>INT3IP1</td><td>INT3IP0</td><td>Ι</td><td>I</td><td> </td><td>I</td><td>0440</td></tr> <tr><td>00C4          CRCIP2         CRCIP1         CRCIP0          U2ERIP2         U2ERIP1         U2ERIP2         U1ERIP1         U1ERIP1         U1ERIP0  <th< td=""><td></td><td> </td><td> </td><td> </td><td></td><td>RTCIP1</td><td><b>RTCIP0</b></td><td> </td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td>I</td><td> </td><td>1</td><td>0400</td></th<></td></tr> <tr><td>00C8                    LVDIP2         LVDIP3         <thl< th=""> <thl< th="">         LVDIP3</thl<></thl<></td><td>00C4 — CRCIP2</td><td>CRCIP1</td><td>CRCIP0</td><td> </td><td></td><td><b>U2ERIP1</b></td><td>U2ERIPO</td><td> </td><td>U1ERIP2</td><td>U1ERIP1</td><td>U1ERIP0</td><td>I</td><td>I</td><td> </td><td>I</td><td>4440</td></tr> <tr><td>00CA   -</td><td></td><td>I</td><td> </td><td>Ι</td><td> </td><td> </td><td>I</td><td>Ι</td><td>I</td><td> </td><td>Ι</td><td>Ι</td><td>LVDIP2</td><td>LVDIP1</td><td><b>LVDIP0</b></td><td>0004</td></tr> <tr><td>00CC          U3TXIP2         U3TXIP1         U3TXIP0          U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U4RXIP2         U4RXIP2         U4RXIP2         U4RXIP2         U4RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U3P1         <thu3p1< th=""></thu3p1<></td><td></td><td>I</td><td> </td><td> </td><td> </td><td> </td><td>I</td><td>I</td><td>CTMUIP2</td><td>CTMUIP1</td><td><b>CTMUIP0</b></td><td>Ι</td><td>I</td><td>I</td><td> </td><td>0040</td></tr> <tr><td>00CE          U4ERIP2         U4ERIP1         U4ERIP1         U4ERIP3               SI2C3P2         SI2C3P2         SI2C3P1         SI2C3P1<td>00CC U3TXIP2</td><td></td><td>U3TXIP0</td><td> </td><td>_</td><td>_</td><td><b>U3RXIP0</b></td><td>Ι</td><td>U3ERIP2</td><td>U3ERIP1</td><td><b>U3ERIP0</b></td><td>Ι</td><td>I</td><td>Ι</td><td> </td><td>4440</td></td></tr> <tr><td>00D0          SPI3IP2         SPI3IP0          SPF3IP1         SPF3IP2         SPF3IP1         SPF3IP2         SPF3IP1         U4TXIP1         U4TXIP0          U4RXIP2         U4RXIP1           00D2              003IP2         003IP1         003IP1         003IP2         003IP1         003IP1         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP2         003IP2         003IP1         003IP2         003IP2</td><td>00CE — U4ERIP2</td><td></td><td><b>J4ERIP0</b></td><td> </td><td>I</td><td></td><td>1</td><td>Ι</td><td>MI2C3P2</td><td>MI2C3P1</td><td>MI2C3P0</td><td>Ι</td><td>SI2C3P2</td><td>SI2C3P1</td><td>SI2C3P0</td><td>4044</td></tr> <tr><td></td><td>00D0 — SPI3IP2</td><td>_</td><td>SPI3IP0</td><td> </td><td></td><td></td><td>SPF3IP0</td><td>I</td><td>U4TXIP2</td><td>U4TXIP1</td><td>U4TXIP0</td><td>Ι</td><td>U4RXIP2</td><td>U4RXIP1</td><td>U4RXIP0</td><td>4444</td></tr> <tr><td></td><td>IPC23 00D2</td><td>I</td><td>1</td><td>1</td><td>1</td><td>I</td><td>I</td><td>I</td><td>IC9IP2</td><td>IC9IP1</td><td>1C9IP0</td><td> </td><td>OC9IP2</td><td>OC9IP1</td><td>OC9IP0</td><td>0044</td></tr> |        |                |   | 1               | 1              | LVDIF          | I      | I            | I             | Ι              | CRCIF         | UZERIF         | U1ERIF        | I             | 0000   | 0004          ADIE         UTXE         DER         PTIE         DTAE         UTXE         DER         TTIE         DOID         UTXE         DOID         DO | 0094          -           0096         U2TXIE         U2RXIE           0096         U2TXIE         U2RXIE           0098          -           0098          RTCIE           0096          RTCIE           0095          RTCIE           0096          T1P2           0096          T1P2           0096          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0005          U17XIP2           0006          T4IP2           0008          U27XIP2           0008             0008          U27XIP2           0008             0008             0008             0008             0008 <td></td> <td></td> <td></td> <td>SPF3IF</td> <td>U4TXIF</td> <td>U4RXIF</td> <td>U4ERIF</td> <td>I</td> <td>MI2C3IF</td> <td>SI2C3IF</td> <td><b>U3TXIF</b></td> <td>U3RXIF</td> <td>U3ERIF</td> <td>I</td> <td>0000</td> |  |  |  | SPF3IF | U4TXIF | U4RXIF | U4ERIF | I | MI2C3IF | SI2C3IF | <b>U3TXIF</b> | U3RXIF | U3ERIF | I | 0000 | 0000         077000         077000         073000 <td>0096         U2TXIE         U2RXIE           0098          -           0091          RTCIE           0095          RTCIE           0096          RTCIE           0095          RTCIE           0096          TIP2           0096          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0005          TIP2           0006          TAIP2           0008          TAIP2           0008<td></td><td></td><td></td><td>SP11E</td><td>SPF1IE</td><td>T3IE</td><td>T2IE</td><td><b>OC2IE</b></td><td>IC2IE</td><td>Ι</td><td>T11E</td><td>OC1IE</td><td>IC1IE</td><td>INTOIE</td><td>0000</td></td> | 0096         U2TXIE         U2RXIE           0098          -           0091          RTCIE           0095          RTCIE           0096          RTCIE           0095          RTCIE           0096          TIP2           0096          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0005          TIP2           0006          TAIP2           0008          TAIP2           0008 <td></td> <td></td> <td></td> <td>SP11E</td> <td>SPF1IE</td> <td>T3IE</td> <td>T2IE</td> <td><b>OC2IE</b></td> <td>IC2IE</td> <td>Ι</td> <td>T11E</td> <td>OC1IE</td> <td>IC1IE</td> <td>INTOIE</td> <td>0000</td> |  |  |  | SP11E | SPF1IE | T3IE | T2IE | <b>OC2IE</b> | IC2IE | Ι | T11E | OC1IE | IC1IE | INTOIE | 0000 | 0008          PMPE         0701         07021         0712         0712         0723         0723 <t< td=""><td>0098          TCIE           009A          RTCIE           009C          RTCIE           009C             009C          TIP2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A9          T2P2           00A1          T2P2           00A2          T2P2           00A3          T2P2           00A4          T2P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2</td><td></td><td></td><td></td><td>OC4IE</td><td>OC3IE</td><td>I</td><td>IC8IE</td><td>IC7IE</td><td> </td><td>INT1IE</td><td>CNIE</td><td>CMIE</td><td>MI2C1IE</td><td>SI2C1IE</td><td>0000</td></t<> | 0098          TCIE           009A          RTCIE           009C          RTCIE           009C             009C          TIP2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A9          T2P2           00A1          T2P2           00A2          T2P2           00A3          T2P2           00A4          T2P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2 |  |  |  | OC4IE | OC3IE | I | IC8IE | IC7IE |  | INT1IE | CNIE | CMIE | MI2C1IE | SI2C1IE | 0000 | 0004         1 | 009A          RTCIE           009C          -           009E          -           009E          11P2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A8          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00B4          T4P2           00B8          T4P2           00B8          C5P2           00B8          C5P2           00B4          C5P2 |  |  |  | <b>OC6IE</b> | OC5IE | IC6IE | IC5IE | IC4IE | IC3IE | Ι | Ι | I | <b>SPI2IE</b> | <b>SPF2IE</b> | 0000 | 0000         10000         100000         10000         10000         < | 009C             009E             0034          11P2           0046          121P2           0048          121P2           0048          11212           0049          11212           0040          11212           0041          11212           0042          11212           0041          11212           0042          11212           0042          11212           0044          11212           0084          11212           0084          12112           0086          12112           0088          02112           0088          02112           0084          02112 |  |  |  | I | I | I | Ι | INT4IE | <b>INT3IE</b> | Ι | Ι | <b>MI2C2IE</b> | SI2C2IE | I | 0000 | 0006          CO3R         SPF3IE         U4TXIE         U4TXIE | 009E             00A4          T1IP2           00A6          T2IP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A6          INXIP2           00A6          INXIP2           00A6          INXIP2           00B0          INXIP2           00B4             00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2 |  |  |  | 1 | 1 | LVDIE | I | I | I | 1 | CRCIE | UZERIE | <b>U1ERIE</b> | I | 0000 | 0044         11102         11101         11100          0C1102         0C1102         0C1102         1C1102         1C1100          INTOID2         INTOID2 | 0044          T1IP2           0046          T2IP2           0048          UIRXIP2           0040          UIRXIP2           0040          UIRXIP2           0041          UIRXIP2           0042          UIRXIP2           0042          CNIP2           0045          IC8IP2           0080          IC8IP2           0081          IC8IP2           0082          IC8IP2           0084          IC5IP2           0086          IC5IP2           0088          IC5IP2           0088          IC5IP2           0084          IC5IP2 |  | T1IP0<br>T2IP0 | 1 | SPF3IE | U4TXIE | U4RXIE | U4ERIE | I | MI2C3IE | SI2C3IE | U3TXIE | U3RXIE | U3ERIE | I | 0000 | 0066         1         72P2         72P1         72 | 0046          T2IP2           0048          UTRXIP2           0048          UTRXIP2           0040          C           0041          C           0042          C           0042          C           0042          C           0042          C           0042          C           0080          U           0084          C           0086          C           0088          C           0084          C           0084          C           0084          C |  | T2IP0 |  | OC1IP2 | OC1IP1 | OC1IP0 | I | IC1IP2 | IC1IP1 | IC1IP0 | Ι | INT0IP2 | INT0IP1 | INT0IP0 | 4444 | 00.64          UTXUP2         UTXUP3         UTXUP3 <td>0048          U1RXIP2           00AA          -           00AC          -           00AC          CNIP2           00AC          ICSIP2           00AC          ICSIP2           00AC          ICSIP2           00B0          ICSIP2           00B4          0           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B4          ICSIP2           00B4          ICSIP2</td> <td></td> <td></td> <td>I</td> <td></td> <td>OC2IP1</td> <td>OC2IP0</td> <td>Ι</td> <td>IC2IP2</td> <td>IC2IP1</td> <td>IC2IP0</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td>I</td> <td>4440</td> | 0048          U1RXIP2           00AA          -           00AC          -           00AC          CNIP2           00AC          ICSIP2           00AC          ICSIP2           00AC          ICSIP2           00B0          ICSIP2           00B4          0           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B4          ICSIP2           00B4          ICSIP2 |  |  | I |  | OC2IP1 | OC2IP0 | Ι | IC2IP2 | IC2IP1 | IC2IP0 | Ι | I | Ι | I | 4440 | 0004 | 00AA             00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00BO          T4IP2           00B2          UZTXIP2           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B8          ICSIP2 |  | U1RXIP0 | Ι |  | SPI1IP1 | SPI1IP0 | Ι | SPF1IP2 | SPF1IP1 | SPF1IP0 | Ι | T3IP2 | T3IP1 | T3IP0 | 4444 | 000C          CNIP2         CNIP1         CNIP2         CNIP2         CNIP3         CNIP3         CNIP1         SI2C1P3         SI2C1P3 | 00AC          CNIP2           00AE          IC8IP2           00B0          IT4IP2           00B2          U2TXIP2           00B4          IC8IP2           00B5          U2TXIP2           00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2 |  |  |  |  |  |  |  | AD1IP2 | AD1IP1 | AD1IP0 | I | U1TXIP2 | U1TXIP1 | U1TXIP0 | 0044 | 004E          1C3IP2         CI3IP1         ICTIP2         CTIP1         ICTIP2         ICTIP2         ICTIP2         ICTIP2         ILTIP2         ILTIP2 | 00AE          IC8IP2           00B0          T4IP2           00B2          U2TXIP2           00B4          U2TXIP2           00B4             00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2           00B8          IC5IP2 | CNIP1 | CNIP0 |  | CMIP2 | CMIP1 | CMIP0 | I | MI2C1P2 | MI2C1P1 | MI2C1P0 | Ι | SI2C1P2 | SI2C1P1 | SI2C1P0 | 4444 | 0000          14/12         T4/10         T4 | 0080          T4IP2           0082          U2TXIP2           0084             0086          1C5IP2           0088          0C7IP2           0084          0C7IP2 | IC8IP1 | IC8IP0 |  | IC7IP2 | IC7IP1 | IC7IP0 |  | I | I | Ι | Ι | INT1IP2 | INT1IP1 | INT1IP0 | 4404 | 0022 | 0082          U2TXIP2           0084             0086          IC5IP2           0088          O71P2           0084          O71P2 | T4IP1 | T4IP0 |  |  | OC4IP1 | OC4IP0 |  | OC3IP2 | OC3IP1 | OC3IP0 | I | I |  | I | 4440 | 0084               SPI2IP2         SPI2IP1         SPI2IP2         SPI2IP2         SPI2IP3         SPI2IP3 | 0084             0086          IC5IP2           0088          OC7IP2           008A          OC7IP2 |  | U2TXIP0 |  |  | <b>J2RXIP1</b> | UZRXIPO | I | INT2IP2 | INT2IP1 | INT2IP0 | Ι | T5IP2 | T5IP1 | T5IP0 | 4444 | 0086          ICSIP2         ICSIP2         ICSIP2         ICSIP2         ICSIP0                                  ICSIP2         ICSIP0          ICSIP2         ICSIP0          ICSIP2         ICSIP0          ICSIP2         ICSIP2 <thi< td=""><td>00B6          IC5IP2           00B8          OC7IP2           00BA         </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>Ι</td><td>SPI2IP2</td><td>SPI2IP1</td><td>SPI2IP0</td><td>Ι</td><td>SPF2IP2</td><td>SPF2IP1</td><td>SPF2IP0</td><td>0044</td></thi<> | 00B6          IC5IP2           00B8          OC7IP2           00BA |  |  |  |  |  |  | Ι | SPI2IP2 | SPI2IP1 | SPI2IP0 | Ι | SPF2IP2 | SPF2IP1 | SPF2IP0 | 0044 | 0088          0C7/P2         0C7/P1         0C1/P1         0C1/P1 | 00BA OC7IP2 | IC5IP1 | IC5IP0 |  | IC4IP2 | IC4IP1 | IC4IP0 | Ι | IC3IP2 | IC3IP1 | IC3IP0 | Ι | I | Ι |  | 4440 | 0084                0.0812         PMPIP0         PMPIP0          00812         00812          00812         PMP12         PMP12 |  | OC7IP1 | OC7IP0 |  | OC6IP2 | OC6IP1 | OC6IP0 | I | OC5IP2 | OC5IP1 | OC5IP0 | Ι | IC6IP2 | IC6IP1 | IC6IP0 | 4444 | 008C              MIZCZP1         MIZCZP0         MIZCZP1         SIZCZP1         SIZCP1         < |  |  |  |  |  |  |  | Ι | PMPIP2 | PMPIP1 | <b>DMPIP0</b> | Ι | OC8IP2 | OC8IP1 | OC8IP0 | 0044 | 006E             INTAIP2         INTAIP2 <td></td> <td> </td> <td> </td> <td></td> <td></td> <td>MI2C2P1</td> <td>MI2C2P0</td> <td> </td> <td>SI2C2P2</td> <td>SI2C2P1</td> <td>SI2C2P0</td> <td>I</td> <td>I</td> <td> </td> <td>I</td> <td>0440</td> |  |  |  |  |  | MI2C2P1 | MI2C2P0 |  | SI2C2P2 | SI2C2P1 | SI2C2P0 | I | I |  | I | 0440 | 0002             RTCIP2         RTCIP0 |  | I | I |  | NT4IP2 | INT4IP1 | INT4IP0 | Ι | INT3IP2 | INT3IP1 | INT3IP0 | Ι | I |  | I | 0440 | 00C4          CRCIP2         CRCIP1         CRCIP0          U2ERIP2         U2ERIP1         U2ERIP2         U1ERIP1         U1ERIP1         U1ERIP0 <th< td=""><td></td><td> </td><td> </td><td> </td><td></td><td>RTCIP1</td><td><b>RTCIP0</b></td><td> </td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td>I</td><td> </td><td>1</td><td>0400</td></th<> |  |  |  |  |  | RTCIP1 | <b>RTCIP0</b> |  | I | I | Ι | Ι | I |  | 1 | 0400 | 00C8                    LVDIP2         LVDIP3         LVDIP3 <thl< th=""> <thl< th="">         LVDIP3</thl<></thl<> | 00C4 — CRCIP2 | CRCIP1 | CRCIP0 |  |  | <b>U2ERIP1</b> | U2ERIPO |  | U1ERIP2 | U1ERIP1 | U1ERIP0 | I | I |  | I | 4440 | 00CA   - |  | I |  | Ι |  |  | I | Ι | I |  | Ι | Ι | LVDIP2 | LVDIP1 | <b>LVDIP0</b> | 0004 | 00CC          U3TXIP2         U3TXIP1         U3TXIP0          U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U4RXIP2         U4RXIP2         U4RXIP2         U4RXIP2         U4RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U3P1         U3P1 <thu3p1< th=""></thu3p1<> |  | I |  |  |  |  | I | I | CTMUIP2 | CTMUIP1 | <b>CTMUIP0</b> | Ι | I | I |  | 0040 | 00CE          U4ERIP2         U4ERIP1         U4ERIP1         U4ERIP3               SI2C3P2         SI2C3P2         SI2C3P1         SI2C3P1 <td>00CC U3TXIP2</td> <td></td> <td>U3TXIP0</td> <td> </td> <td>_</td> <td>_</td> <td><b>U3RXIP0</b></td> <td>Ι</td> <td>U3ERIP2</td> <td>U3ERIP1</td> <td><b>U3ERIP0</b></td> <td>Ι</td> <td>I</td> <td>Ι</td> <td> </td> <td>4440</td> | 00CC U3TXIP2 |  | U3TXIP0 |  | _ | _ | <b>U3RXIP0</b> | Ι | U3ERIP2 | U3ERIP1 | <b>U3ERIP0</b> | Ι | I | Ι |  | 4440 | 00D0          SPI3IP2         SPI3IP0          SPF3IP1         SPF3IP2         SPF3IP1         SPF3IP2         SPF3IP1         U4TXIP1         U4TXIP0          U4RXIP2         U4RXIP1           00D2              003IP2         003IP1         003IP1         003IP2         003IP1         003IP1         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP2         003IP2         003IP1         003IP2         003IP2 | 00CE — U4ERIP2 |  | <b>J4ERIP0</b> |  | I |  | 1 | Ι | MI2C3P2 | MI2C3P1 | MI2C3P0 | Ι | SI2C3P2 | SI2C3P1 | SI2C3P0 | 4044 |  | 00D0 — SPI3IP2 | _ | SPI3IP0 |  |  |  | SPF3IP0 | I | U4TXIP2 | U4TXIP1 | U4TXIP0 | Ι | U4RXIP2 | U4RXIP1 | U4RXIP0 | 4444 |  | IPC23 00D2 | I | 1 | 1 | 1 | I | I | I | IC9IP2 | IC9IP1 | 1C9IP0 |  | OC9IP2 | OC9IP1 | OC9IP0 | 0044 |
|  |   
   
   
   
  |        | 1              | 1 | LVDIF           | I              | I              | I      | Ι            | CRCIF         | UZERIF         | U1ERIF        | I              | 0000          |               |        |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0004          ADIE         UTXE         DER         PTIE         DTAE         UTXE         DER         TTIE         DOID         UTXE         DOID         DO   | 0094          -           0096         U2TXIE         U2RXIE           0096         U2TXIE         U2RXIE           0098          -           0098          RTCIE           0096          RTCIE           0095          RTCIE           0096          T1P2           0096          T1P2           0096          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0004          T2IP2           0005          U17XIP2           0006          T4IP2           0008          U27XIP2           0008             0008          U27XIP2           0008             0008             0008             0008             0008 <td></td> <td></td> <td></td> <td>SPF3IF</td> <td>U4TXIF</td> <td>U4RXIF</td> <td>U4ERIF</td> <td>I</td> <td>MI2C3IF</td> <td>SI2C3IF</td> <td><b>U3TXIF</b></td> <td>U3RXIF</td> <td>U3ERIF</td> <td>I</td> <td>0000</td>   
   
   
   
   |        |                |   | SPF3IF          | U4TXIF         | U4RXIF         | U4ERIF | I            | MI2C3IF       | SI2C3IF        | <b>U3TXIF</b> | U3RXIF         | U3ERIF        | I             | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
    |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |  
   |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      
  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0000         077000         077000         073000 <td>0096         U2TXIE         U2RXIE           0098          -           0091          RTCIE           0095          RTCIE           0096          RTCIE           0095          RTCIE           0096          TIP2           0096          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0005          TIP2           0006          TAIP2           0008          TAIP2           0008<td></td><td></td><td></td><td>SP11E</td><td>SPF1IE</td><td>T3IE</td><td>T2IE</td><td><b>OC2IE</b></td><td>IC2IE</td><td>Ι</td><td>T11E</td><td>OC1IE</td><td>IC1IE</td><td>INTOIE</td><td>0000</td></td> | 0096         U2TXIE         U2RXIE           0098          -           0091          RTCIE           0095          RTCIE           0096          RTCIE           0095          RTCIE           0096          TIP2           0096          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0004          TIP2           0005          TIP2           0006          TAIP2           0008          TAIP2           0008 <td></td> <td></td> <td></td> <td>SP11E</td> <td>SPF1IE</td> <td>T3IE</td> <td>T2IE</td> <td><b>OC2IE</b></td> <td>IC2IE</td> <td>Ι</td> <td>T11E</td> <td>OC1IE</td> <td>IC1IE</td> <td>INTOIE</td> <td>0000</td>   
   
   
   
  |        |                |   | SP11E           | SPF1IE         | T3IE           | T2IE   | <b>OC2IE</b> | IC2IE         | Ι              | T11E          | OC1IE          | IC1IE         | INTOIE        | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
   |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |   
     |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0008          PMPE         0701         07021         0712         0712         0723         0723 <t< td=""><td>0098          TCIE           009A          RTCIE           009C          RTCIE           009C             009C          TIP2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A9          T2P2           00A1          T2P2           00A2          T2P2           00A3          T2P2           00A4          T2P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2</td><td></td><td></td><td></td><td>OC4IE</td><td>OC3IE</td><td>I</td><td>IC8IE</td><td>IC7IE</td><td> </td><td>INT1IE</td><td>CNIE</td><td>CMIE</td><td>MI2C1IE</td><td>SI2C1IE</td><td>0000</td></t<>  | 0098          TCIE           009A          RTCIE           009C          RTCIE           009C             009C          TIP2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A9          T2P2           00A1          T2P2           00A2          T2P2           00A3          T2P2           00A4          T2P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2           00B4          T4P2   
   
   
   
  |        |                |   | OC4IE           | OC3IE          | I              | IC8IE  | IC7IE        |               | INT1IE         | CNIE          | CMIE           | MI2C1IE       | SI2C1IE       | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0004         1   | 009A          RTCIE           009C          -           009E          -           009E          11P2           00A4          T1P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00A8          T2P2           00A6          T2P2           00A7          T2P2           00A8          T2P2           00B4          T4P2           00B8          T4P2           00B8          C5P2           00B8          C5P2           00B4          C5P2  
   
   
   
  |        |                |   | <b>OC6IE</b>    | OC5IE          | IC6IE          | IC5IE  | IC4IE        | IC3IE         | Ι              | Ι             | I              | <b>SPI2IE</b> | <b>SPF2IE</b> | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0000         10000         100000         10000         10000         <   | 009C             009E             0034          11P2           0046          121P2           0048          121P2           0048          11212           0049          11212           0040          11212           0041          11212           0042          11212           0041          11212           0042          11212           0042          11212           0044          11212           0084          11212           0084          12112           0086          12112           0088          02112           0088          02112           0084          02112  
   
   
   
  |        |                |   | I               | I              | I              | Ι      | INT4IE       | <b>INT3IE</b> | Ι              | Ι             | <b>MI2C2IE</b> | SI2C2IE       | I             | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0006          CO3R         SPF3IE         U4TXIE   | 009E             00A4          T1IP2           00A6          T2IP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A8          URXIP2           00A6          INXIP2           00A6          INXIP2           00A6          INXIP2           00B0          INXIP2           00B4             00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2   
   
   
   
  |        |                |   | 1               | 1              | LVDIE          | I      | I            | I             | 1              | CRCIE         | UZERIE         | <b>U1ERIE</b> | I             | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0044         11102         11101         11100          0C1102         0C1102         0C1102         1C1102         1C1100          INTOID2  | 0044          T1IP2           0046          T2IP2           0048          UIRXIP2           0040          UIRXIP2           0040          UIRXIP2           0041          UIRXIP2           0042          UIRXIP2           0042          CNIP2           0045          IC8IP2           0080          IC8IP2           0081          IC8IP2           0082          IC8IP2           0084          IC5IP2           0086          IC5IP2           0088          IC5IP2           0088          IC5IP2           0084          IC5IP2  
   
   
   
  |        | T1IP0<br>T2IP0 | 1 | SPF3IE          | U4TXIE         | U4RXIE         | U4ERIE | I            | MI2C3IE       | SI2C3IE        | U3TXIE        | U3RXIE         | U3ERIE        | I             | 0000   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0066         1         72P2         72P1         72  | 0046          T2IP2           0048          UTRXIP2           0048          UTRXIP2           0040          C           0041          C           0042          C           0042          C           0042          C           0042          C           0042          C           0080          U           0084          C           0086          C           0088          C           0084          C           0084          C           0084          C   
   
   
   
  |        | T2IP0          |   | OC1IP2          | OC1IP1         | OC1IP0         | I      | IC1IP2       | IC1IP1        | IC1IP0         | Ι             | INT0IP2        | INT0IP1       | INT0IP0       | 4444   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 00.64          UTXUP2         UTXUP3         UTXUP3 <td>0048          U1RXIP2           00AA          -           00AC          -           00AC          CNIP2           00AC          ICSIP2           00AC          ICSIP2           00AC          ICSIP2           00B0          ICSIP2           00B4          0           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B4          ICSIP2           00B4          ICSIP2</td> <td></td> <td></td> <td>I</td> <td></td> <td>OC2IP1</td> <td>OC2IP0</td> <td>Ι</td> <td>IC2IP2</td> <td>IC2IP1</td> <td>IC2IP0</td> <td>Ι</td> <td>I</td> <td>Ι</td> <td>I</td> <td>4440</td>  | 0048          U1RXIP2           00AA          -           00AC          -           00AC          CNIP2           00AC          ICSIP2           00AC          ICSIP2           00AC          ICSIP2           00B0          ICSIP2           00B4          0           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B4          ICSIP2           00B4          ICSIP2  
   
   
   
  |        |                | I |                 | OC2IP1         | OC2IP0         | Ι      | IC2IP2       | IC2IP1        | IC2IP0         | Ι             | I              | Ι             | I             | 4440   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0004   | 00AA             00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00AC          CNIP2           00BO          T4IP2           00B2          UZTXIP2           00B6          ICSIP2           00B8          ICSIP2           00B8          ICSIP2           00B8          ICSIP2  
   
   
   
  |        | U1RXIP0        | Ι |                 | SPI1IP1        | SPI1IP0        | Ι      | SPF1IP2      | SPF1IP1       | SPF1IP0        | Ι             | T3IP2          | T3IP1         | T3IP0         | 4444   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 000C          CNIP2         CNIP1         CNIP2         CNIP2         CNIP3         CNIP3         CNIP1         SI2C1P3  | 00AC          CNIP2           00AE          IC8IP2           00B0          IT4IP2           00B2          U2TXIP2           00B4          IC8IP2           00B5          U2TXIP2           00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2   
   
   
   
  |        |                |   |                 |                |                |        | AD1IP2       | AD1IP1        | AD1IP0         | I             | U1TXIP2        | U1TXIP1       | U1TXIP0       | 0044   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 004E          1C3IP2         CI3IP1         ICTIP2         CTIP1         ICTIP2         ICTIP2         ICTIP2         ICTIP2         ILTIP2  | 00AE          IC8IP2           00B0          T4IP2           00B2          U2TXIP2           00B4          U2TXIP2           00B4             00B6          IC5IP2           00B8          IC5IP2           00B8          IC5IP2           00B8          IC5IP2   
   
   
   
  | CNIP1  | CNIP0          |   | CMIP2           | CMIP1          | CMIP0          | I      | MI2C1P2      | MI2C1P1       | MI2C1P0        | Ι             | SI2C1P2        | SI2C1P1       | SI2C1P0       | 4444   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0000          14/12         T4/10         T4   | 0080          T4IP2           0082          U2TXIP2           0084             0086          1C5IP2           0088          0C7IP2           0084          0C7IP2   
   
   
   
  | IC8IP1 | IC8IP0         |   | IC7IP2          | IC7IP1         | IC7IP0         |        | I            | I             | Ι              | Ι             | INT1IP2        | INT1IP1       | INT1IP0       | 4404   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0022   | 0082          U2TXIP2           0084             0086          IC5IP2           0088          O71P2           0084          O71P2   
   
   
   
  | T4IP1  | T4IP0          |   |                 | OC4IP1         | OC4IP0         |        | OC3IP2       | OC3IP1        | OC3IP0         | I             | I              |               | I             | 4440   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0084               SPI2IP2         SPI2IP1         SPI2IP2         SPI2IP2         SPI2IP3   | 0084             0086          IC5IP2           0088          OC7IP2           008A          OC7IP2   
   
   
   
  |        | U2TXIP0        |   |                 | <b>J2RXIP1</b> | UZRXIPO        | I      | INT2IP2      | INT2IP1       | INT2IP0        | Ι             | T5IP2          | T5IP1         | T5IP0         | 4444   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0086          ICSIP2         ICSIP2         ICSIP2         ICSIP2         ICSIP0                                  ICSIP2         ICSIP0          ICSIP2         ICSIP0          ICSIP2         ICSIP0          ICSIP2         ICSIP2 <thi< td=""><td>00B6          IC5IP2           00B8          OC7IP2           00BA         </td><td> </td><td> </td><td> </td><td> </td><td> </td><td> </td><td>Ι</td><td>SPI2IP2</td><td>SPI2IP1</td><td>SPI2IP0</td><td>Ι</td><td>SPF2IP2</td><td>SPF2IP1</td><td>SPF2IP0</td><td>0044</td></thi<>   | 00B6          IC5IP2           00B8          OC7IP2           00BA   
   
   
   
   |        |                |   |                 |                |                | Ι      | SPI2IP2      | SPI2IP1       | SPI2IP0        | Ι             | SPF2IP2        | SPF2IP1       | SPF2IP0       | 0044   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |  
  |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |   
  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0088          0C7/P2         0C7/P1         0C1/P1   | 00BA OC7IP2   
   
   
   
  | IC5IP1 | IC5IP0         |   | IC4IP2          | IC4IP1         | IC4IP0         | Ι      | IC3IP2       | IC3IP1        | IC3IP0         | Ι             | I              | Ι             |               | 4440   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0084                0.0812         PMPIP0         PMPIP0          00812         00812          00812         PMP12   |   
   
   
   
  | OC7IP1 | OC7IP0         |   | OC6IP2          | OC6IP1         | OC6IP0         | I      | OC5IP2       | OC5IP1        | OC5IP0         | Ι             | IC6IP2         | IC6IP1        | IC6IP0        | 4444   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                       |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |  
|   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 008C              MIZCZP1         MIZCZP0         MIZCZP1         SIZCZP1         SIZCP1         <   |   
   
   
   
  |        |                |   |                 |                |                | Ι      | PMPIP2       | PMPIP1        | <b>DMPIP0</b>  | Ι             | OC8IP2         | OC8IP1        | OC8IP0        | 0044   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 006E             INTAIP2         INTAIP2 <td></td> <td> </td> <td> </td> <td></td> <td></td> <td>MI2C2P1</td> <td>MI2C2P0</td> <td> </td> <td>SI2C2P2</td> <td>SI2C2P1</td> <td>SI2C2P0</td> <td>I</td> <td>I</td> <td> </td> <td>I</td> <td>0440</td>   |   
   
   
   
  |        |                |   |                 | MI2C2P1        | MI2C2P0        |        | SI2C2P2      | SI2C2P1       | SI2C2P0        | I             | I              |               | I             | 0440   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
   |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 0002             RTCIP2         RTCIP0   |   
   
   
   
  | I      | I              |   | NT4IP2          | INT4IP1        | INT4IP0        | Ι      | INT3IP2      | INT3IP1       | INT3IP0        | Ι             | I              |               | I             | 0440   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 00C4          CRCIP2         CRCIP1         CRCIP0          U2ERIP2         U2ERIP1         U2ERIP2         U1ERIP1         U1ERIP1         U1ERIP0 <th< td=""><td></td><td> </td><td> </td><td> </td><td></td><td>RTCIP1</td><td><b>RTCIP0</b></td><td> </td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td>I</td><td> </td><td>1</td><td>0400</td></th<>  |   
   
   
   
  |        |                |   |                 | RTCIP1         | <b>RTCIP0</b>  |        | I            | I             | Ι              | Ι             | I              |               | 1             | 0400   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 00C8                    LVDIP2         LVDIP3         LVDIP3 <thl< th=""> <thl< th="">         LVDIP3</thl<></thl<>   | 00C4 — CRCIP2  
   
   
   
   | CRCIP1 | CRCIP0         |   |                 | <b>U2ERIP1</b> | U2ERIPO        |        | U1ERIP2      | U1ERIP1       | U1ERIP0        | I             | I              |               | I             | 4440   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
   |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |  
   |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |       
  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 00CA   -   |   
   
   
   
  | I      |                | Ι |                 |                | I              | Ι      | I            |               | Ι              | Ι             | LVDIP2         | LVDIP1        | <b>LVDIP0</b> | 0004   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 00CC          U3TXIP2         U3TXIP1         U3TXIP0          U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U4RXIP2         U4RXIP2         U4RXIP2         U4RXIP2         U4RXIP1         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U3RXIP2         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U4RXIP1         U3P1         U3P1 <thu3p1< th=""></thu3p1<>   |   
   
   
   
  | I      |                |   |                 |                | I              | I      | CTMUIP2      | CTMUIP1       | <b>CTMUIP0</b> | Ι             | I              | I             |               | 0040   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
   |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |   
     |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 00CE          U4ERIP2         U4ERIP1         U4ERIP1         U4ERIP3               SI2C3P2         SI2C3P2         SI2C3P1         SI2C3P1 <td>00CC U3TXIP2</td> <td></td> <td>U3TXIP0</td> <td> </td> <td>_</td> <td>_</td> <td><b>U3RXIP0</b></td> <td>Ι</td> <td>U3ERIP2</td> <td>U3ERIP1</td> <td><b>U3ERIP0</b></td> <td>Ι</td> <td>I</td> <td>Ι</td> <td> </td> <td>4440</td>   | 00CC U3TXIP2  
   
   
   
  |        | U3TXIP0        |   | _               | _              | <b>U3RXIP0</b> | Ι      | U3ERIP2      | U3ERIP1       | <b>U3ERIP0</b> | Ι             | I              | Ι             |               | 4440   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   |   
  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  
   |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
| 00D0          SPI3IP2         SPI3IP0          SPF3IP1         SPF3IP2         SPF3IP1         SPF3IP2         SPF3IP1         U4TXIP1         U4TXIP0          U4RXIP2         U4RXIP1           00D2              003IP2         003IP1         003IP1         003IP2         003IP1         003IP1         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP1         003IP2         003IP2         003IP2         003IP1         003IP2  | 00CE — U4ERIP2   
   
   
   
   |        | <b>J4ERIP0</b> |   | I               |                | 1              | Ι      | MI2C3P2      | MI2C3P1       | MI2C3P0        | Ι             | SI2C3P2        | SI2C3P1       | SI2C3P0       | 4044   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   |   |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |  
  |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |   
  |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |   |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   | 
 |        |        |        |  |        |        |        |      |
|  | 00D0 — SPI3IP2  
   
   
   
  | _      | SPI3IP0        |   |                 |                | SPF3IP0        | I      | U4TXIP2      | U4TXIP1       | U4TXIP0        | Ι             | U4RXIP2        | U4RXIP1       | U4RXIP0       | 4444   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |
|  | IPC23 00D2  
   
   
   
  | I      | 1              | 1 | 1               | I              | I              | I      | IC9IP2       | IC9IP1        | 1C9IP0         |               | OC9IP2         | OC9IP1        | OC9IP0        | 0044   |  |  |  |  |  |        |        |        |        |   |         |         |               |        |        |   |      |  |   |  |  |  |       |        |      |      |              |       |   |      |       |       |        |      |   | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |
                |  |  |  |       |       |   |       |       |  |        |      |      |         |         |      |  |  |  |  |  |              |       |       |       |       |       |   |   |   |               |               |      |  |  |  |  |  |   |   |   |   |        |               |   |   |                |         |   |      |  |   |  |  |  |   |   |       |   |   |   |   |       |        |               |   |      |   |  |  |                |   |        |        |        |        |   |         |         |        |        |        |   |      |   |   |  |       |  |        |        |        |   |        |        |        |   |         |         |         |      |   
   |  |  |  |   |  |        |        |   |        |        |        |   |   |   |   |      |      |  |  |         |   |  |         |         |   |         |         |         |   |       |       |       |      |   |   |  |  |  |  |  |  |  |        |        |        |   |         |         |         |      |   |   |       |       |  |       |       |       |   |         |         |         |   |         |         |         |      |  |   |        |        |  |        |        |        |  |   |   |   |   |         |         |         |      |      |   |       |       |  |  |        |        |  |        |        |        |   |   |  |   |      |  |   |  |         |  |  |                |         |   |         |         |         |   |       |       |       |      |  |  |  |  |  |  |  |  |   |         |         |         |   |         |         |         |      |  
   |             |        |        |  |        |        |        |   |        |        |        |   |   |   |  |      |  |  |        |        |  |        |        |        |   |        |        |        |   |        |        |        |      |  |  |  |  |  |  |  |  |   |        |        |               |   |        |        |        |      |  |  |  |  |  |  |         |         |  |         |         |         |   |   |  |   |      |  |  |   |   |  |        |         |         |   |         |         |         |   |   |  |   |      |   |  |  |  |  |  |        |               |  |   |   |   |   |   |  |   |      |  |               |        |        |  |  |                |         |  |         |         |         |   |   |  |   |      |  |  |   |  |   |  |  |   |   |   |  |   |   |        |        |               |      |  |  |   |  |  |  |  |   |   |         |         |                |   |   |   |  |      |  |              |  |         |  |   |   |                |   |         |         |                |   |   |   |  |      |  
  |                |  |                |  |   |  |   |   |         |         |         |   |         |         |         |      |  |                |   |         |  |  |  |         |   |         |         |         |   |         |         |         |      |  |            |   |   |   |   |   |   |   |        |        |        |  |        |        |        |      |

© 2008 Microchip Technology Inc.

### PIC24FJ256GA110 FAMILY

<b>TABLE 3-6</b> :	3-6:	TIMER	REGIS	TIMER REGISTER MAP	Ь													
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TMR1	0100								Timer1 F	Timer1 Register								0000
PR1	0102							L	imer1 Peri	Timer1 Period Register								FFF
T1CON	0104	TON	Ι	TSIDL	I	I	I	I	I	I	TGATE	TCKPS1	TCKPS0	I	TSYNC	TCS	I	0000
TMR2	0106								Timer2 Register	Register								0000
TMR3HLD	0108						Timer	Timer3 Holding Register (for 32-bit timer operations only)	egister (for	32-bit timer	· operations	only)						0000
TMR3	010A								Timer3 F	Timer3 Register								0000
PR2	010C								imer2 Peri	Timer2 Period Register								FFF
PR3	010E							Г	imer3 Peri	Timer3 Period Register								FFF
T2CON	0110	TON	1	TSIDL	I	Ι	I	I	I	I	TGATE	TCKPS1	<b>TCKPS0</b>	T32	I	TCS	I	0000
T3CON	0112	TON	Ι	TSIDL		Ι		I	I	Ι	TGATE	TCKPS1	TCKPS0		I	TCS		0000
TMR4	0114								Timer4 F	Timer4 Register								0000
TMR5HLD	0116						Ш	Timer5 Holding Register (for 32-bit operations only)	Register (I	for 32-bit op	perations on	ly)						0000
TMR5	0118								Timer5 F	Timer5 Register								0000
PR4	011A							L	imer4 Peri	Timer4 Period Register								FFF
PR5	011C							Т	imer5 Peri	Timer5 Period Register								FFF
T4CON	011E	TON	Ι	TSIDL			Ι		Ι	—	TGATE	TCKPS1	<b>TCKPS0</b>	Т32	Ι	TCS	I	0000
T5CON	0120	TON	Ι	TSIDL			Ι		Ι	—	TGATE	TCKPS1	TCKPS0		Ι	TCS	I	0000
Legend:	= uni	mplemente	d, read as '	— = unimplemented, read as '0'. Reset values are show.	lues are sh	own in hex	n in hexadecimal.											

Addr         Bit 15         Bit 14         Bit           0140          -         ICS           0142          -         ICS           0142          -         ICS           0143          -         ICS           0144          -         ICS           0145          -         ICS           0145          -         -           0145          -         -           0145          -         -           0145          -         -           0150          -         -           0156          -         -           0156         -         -         -           0156         -         -         -           0156         -         -         -	Bit 13         B           Image: Complex co	Bit 12 ICTSEL2 IO	Bit 11 ICTSEL1	Bit 10 ICTSEL0	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2 ICM2	Bit 1 ICM1	Bit 0	Resets
	┝╌╂═┥╷┝╌╂═┥╷┝╌╂═┥╷┝╌╂			ICTSEL0								ICM2	ICM1		
			1					ICI1	ICI0	ICOV	ICBNE	1111		NVC NVC	0000
	╽ │ ┝╾╊═┫ │ ┝╾╊═┫ │ ┝╾╉			I	I	IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
						Input Capti	Input Capture 1 Buffer Register	r Register							0000
	┝╾╂═┫╶╎┝╾╂═┫╶╎┝╾╉					Timer	Timer Value 1 Register	gister							XXXX
		ICTSEL2 IC	ICTSEL1	ICTSEL0	I	I	I	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICMO	0000
						IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
						Input Capti	Input Capture 2 Buffer Register	r Register							0000
						Timer	Timer Value 2 Register	gister							XXXX
 		ICTSEL2 IC	ICTSEL1	ICTSEL0	I	I	I	ICI1	ICIO	ICOV	ICBNE	ICM2	ICM1	ICMO	0000
1			1	1	Ι	IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
						Input Capti	Input Capture 3 Buffer Register	r Register							0000
						Timer	Timer Value 3 Register	gister							XXXX
		ICTSEL2 IC	ICTSEL1	ICTSEL0	Ι	1	Ι	ICI1	ICIO	ICOV	ICBNE	ICM2	ICM1	ICMO	0000
015A — — — —	1			I	Ι	IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	<b>SYNCSEL3</b>	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
015C						Input Capti	Input Capture 4 Buffer Register	r Register							0000
015E						Timer	Timer Value 4 Register	gister							XXXX
0160 - ICS	ICSIDL ICT	ICTSEL2 IC	ICTSEL1	ICTSEL0	I	I	I	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICMO	0000
0162 — — — —	1		I	I	Ι	IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
0164						Input Capt	Input Capture 5 Buffer Register	r Register							0000
0166						Timer	Timer Value 5 Register	gister							XXXX
0168 — — ICSIDL		ICTSEL2 IC	ICTSEL1	ICTSEL0	I	I	Ι	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICMO	0000
016A	1				Ι	IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	<b>SYNCSEL3</b>	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
016C						Input Capti	Input Capture 6 Buffer Register	r Register							0000
016E						Timer	Timer Value 6 Register	gister							XXXX
0170 ICS	ICSIDL ICI	ICTSEL2 IC	ICTSEL1	ICTSEL0	I	I	Ι	ICI1	ICIO	ICOV	ICBNE	ICM2	ICM1	ICMO	0000
0172	1			1	Ι	IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
0174						Input Capti	Input Capture 7 Buffer Register	r Register							0000
0176						Timer	Timer Value 7 Register	gister							XXXX
0178 — — ICS	ICSIDL ICT	ICTSEL2 IC	ICTSEL1	ICTSEL0	I	I	I	ICI1	ICI0	ICOV	ICBNE	ICM2	ICM1	ICMO	0000
017A — — — —	1		I	I	Ι	IC32	ICTRIG	TRIGSTAT	Ι	SYNCSEL4	<b>SYNCSEL3</b>	SYNCSEL2	SYNCSEL1	<b>SYNCSEL0</b>	0000
017C						Input Capt	Input Capture 8 Buffer Register	r Register							0000
017E						Timer	Timer Value 8 Register	gister							XXXX
	ICSIDL ICI	ICTSEL2 IC	ICTSEL1	ICTSEL0			I	ICI1	ICI0	ICOV			ICM1		0000
0182 — — — —	1					IC32	ICTRIG	TRIGSTAT		SYNCSEL4	SYNCSEL3		SYNCSEL2 SYNCSEL1	<b>SYNCSEL0</b>	0000
0184						Input Capt	Input Capture 9 Buffer Register	r Register							0000
0186						Timer	Timer Value 9 Register	gister							XXXX

INPUT CAPTURE REGISTER MAP **TABLE 3-7**:

File Name

IC1CON1

C1CON2

IC1BUF

C1TIMR

C2CON2

C2BUF

:2CON1

C5CON1 C5CON2

C4TMR

C4BUF

C7CON1

**C6TMR** 

C7CON2

C6CON2

C6BUF

C6CON1

**C5TMR** 

C5BUF

C8CON2

IC8BUF

IC8TMR C9CON1 C9CON2

C8CON1

**C7TMR** 

C7BUF

IC4CON1 IC4CON2

**C3TMR** 

C3CON2

C3BUF

C3CON1

C2TMR

COBUF

Legend:

**C9TMR** 

### PIC24FJ256GA110 FAMILY

Image         Mark         Bit / B         Bit	<b>TABLE 3-8</b> :	3-8: 	.no	TPUT C	<b>OUTPUT COMPARE REGISTER</b>	ke reg		MAP											
1         1         -	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
21         CITRE         CONTREL         SYNCSELJ         SYNCS	OC1CON1	0190			OCSIDL	OCTSEL2		<b>OCTSELO</b>			ENFLTO	1		<b>OCFLT0</b>	TRIGMODE		OCM1	OCMO	0000
0104	OC1CON2	0192			FLTTRIEN	OCINV	Ι	1	1			TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3				0000
0106	OC1RS	0194							no	tput Compai	re 1 Second.	lary Register							0000
0   0   0   0   0   0   0   0   0	OC1R	0196								Output Co	ompare 1 R	egister							0000
Indicational         Indicatio         Indicational         Indicational <td>OC1TMR</td> <td>0198</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Timer \</td> <td>Value 1 Regi</td> <td>ister</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>XXXX</td>	OC1TMR	0198								Timer \	Value 1 Regi	ister							XXXX
IDE         IDE <td>OC2CON1</td> <td>019A</td> <td>I</td> <td>I</td> <td></td> <td>OCTSEL2</td> <td></td> <td><b>OCTSEL0</b></td> <td>I</td> <td>I</td> <td><b>ENFLTO</b></td> <td>I</td> <td>I</td> <td><b>OCFLT0</b></td> <td></td> <td></td> <td>OCM1</td> <td>OCMO</td> <td>0000</td>	OC2CON1	019A	I	I		OCTSEL2		<b>OCTSEL0</b>	I	I	<b>ENFLTO</b>	I	I	<b>OCFLT0</b>			OCM1	OCMO	0000
010E         0.04put Compare 2 Register         0.04put Compare 2 Register           010A         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010A         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010A         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010A         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010A         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010A         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010B         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010B         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010B         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010B         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010B         Image: 2 market Register         Image: 2 market Register         Image: 2 market Register           010B         Imarket Register         I	OC2CON2	019C	_		FLTTRIEN		Ι	1	1			TRIGSTAT	OCTRIS		SYNCSEL3	SYNCSEL2	SYNCSEL1		0000
0100	OC2RS	019E							NO	tput Compai	re 2 Second	lary Register							0000
1         1         Turk visue 3 Register         Turk visue 3 Register         0.0001	OC2R	01A0								Output Co	ompare 2 Re	egister							0000
Indicational line         Indicatinal line         Indicatinal line	<b>OC2TMR</b>	01A2								Timer \	Value 2 Regi	ister							XXXX
ID10         FLTMID         FLTOUT         FLTTREIN         OOINUT         FLTTREIN         OOINUT         FLTTREIN         COTTRE         SWNCSELIA			I	I		OCTSEL2		OCTSELO	I	I	ENFLTO	I	I	<b>OCFLT0</b>	TRIGMODE	OCM2	OCM1	OCMO	0000
01/bit	OC3CON2	01A6	_	_	FLTTRIEN	OCINV	Ι	I				TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1		0000
0104         Timer A manual a Register           0105         Imer A manual a Register         Imer A manual A manual a Register         Imer A manual a Re	OC3RS	01A8							no	tput Compai	re 3 Second.	lary Register							0000
1         0 IAL         Timer Value 3 Register         Timer Value 3 Register         0 CMI	OC3R	01AA								Output Co	ompare 3 Re	egister							0000
Interface         Interface <t< td=""><td><b>OC3TMR</b></td><td>01AC</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td>Timer \</td><td>Value 3 Regi</td><td>ister</td><td></td><td></td><td></td><td></td><td></td><td></td><td>XXXX</td></t<>	<b>OC3TMR</b>	01AC								Timer \	Value 3 Regi	ister							XXXX
©         0180         FLTM0         FLTM1         COINV         —         —         0022         OCTR16         TRGSTAT         OCNR16         SYNCSEL1         SYNCSEL1 <td>OC4CON1</td> <td>01AE</td> <td>I</td> <td>I</td> <td>OCSIDL</td> <td>OCTSEL2</td> <td></td> <td>OCTSELO</td> <td>I</td> <td>I</td> <td>ENFLTO</td> <td>I</td> <td>I</td> <td><b>OCFLT0</b></td> <td>TRIGMODE</td> <td></td> <td>OCM1</td> <td>OCMO</td> <td>0000</td>	OC4CON1	01AE	I	I	OCSIDL	OCTSEL2		OCTSELO	I	I	ENFLTO	I	I	<b>OCFLT0</b>	TRIGMODE		OCM1	OCMO	0000
0182	OC4CON2	01B0	_		FLTTRIEN	OCINV	Ι	I		0C32		TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2			0000
01014	OC4RS	01B2	1	1					no O	tput Compai	re 4 Second	ary Register					_		0000
0 106         Timer Value 4 Register         Timer Value 4 Register           10 108          0 cSIDL         0 cTSEL3         0 cTSEL3         COCM1         COCM3         COCM3         COCM1         COCM3         COCM1 </td <td>OC4R</td> <td>01B4</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Output Co</td> <td>ompare 4 R</td> <td>egister</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	OC4R	01B4								Output Co	ompare 4 R	egister							0000
VI01880-0CSIDL0CTSEL10CTSEL10CTSEL10CTSEL10CTSEL2SYNCSEL3SYNCSEL3SYNCSEL1SY		01B6								Timer \	Value 4 Regi	ister							XXXX
10       11 <th< td=""><td>OC5CON1</td><td>01B8</td><td>I</td><td>I</td><td></td><td>OCTSEL2</td><td></td><td><b>OCTSEL0</b></td><td>I</td><td>I</td><td><b>ENFLTO</b></td><td>I</td><td>I</td><td><b>OCFLT0</b></td><td>TRIGMODE</td><td></td><td>OCM1</td><td>OCMO</td><td>0000</td></th<>	OC5CON1	01B8	I	I		OCTSEL2		<b>OCTSEL0</b>	I	I	<b>ENFLTO</b>	I	I	<b>OCFLT0</b>	TRIGMODE		OCM1	OCMO	0000
018c         Output Compare 5 Register           018c         018c         Output Compare 5 Register           010c         010c <td>OC5CON2</td> <td></td> <td></td> <td></td> <td>FLTTRIEN</td> <td>OCINV</td> <td>Ι</td> <td>1</td> <td>1</td> <td></td> <td></td> <td>TRIGSTAT</td> <td>OCTRIS</td> <td>SYNCSEL4</td> <td>SYNCSEL3</td> <td></td> <td></td> <td></td> <td>0000</td>	OC5CON2				FLTTRIEN	OCINV	Ι	1	1			TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3				0000
01BE         Timer value 5 Register           101C	OC5RS	01BC							no	tput Compai	re 5 Second.	lary Register							0000
R         0100         Timer value 5 Register           VI         0rc2         -         -         0rc10         TRIGMODE         0CM2         0CM1         0CM0           VI         0rc2         0rc1         -         -         0rc1         C         0rc2         0CTRIS         VICSEL3         SYNCSEL3	OC5R	01BE								Output Co	ompare 5 Rt	egister							0000
vi         10:22         -         -         0 CSIDL         0 CTSEL3         0 CTSEL3         0 CTSEL3         0 CM	<b>OC5TMR</b>	01C0								Timer \	Value 5 Regi	ister							XXXX
V2       0104       FLTMD       FLTVEN       OCINV       -       -       003       OCTRIG       TRIGSTAT       OCTRIG       SYNCSEL3       SYNCSEL3       SYNCSEL1	OC6CON1	01C2		1	OCSIDL	OCTSEL2	OCTSEL1	<b>OCTSEL0</b>			<b>ENFLTO</b>	Ι		<b>OCFLT0</b>	TRIGMODE		OCM1	OCM0	0000
0106         Output Compare 6 Secondary Register           0107         0108         Output Compare 6 Register         0100         0100         0100         0100         0001         001	OC6CON2	01C4		FLTOUT	FLTTRIEN	OCINV	Ι	Ι			OCTRIG	TRIGSTAT	OCTRIS		SYNCSEL3	SYNCSEL2	SYNCSEL1		0000
01C8       01C8       01C8       01C8       01C8       01C8       01C9	OC6RS	01C6							no	Iput Compai	re 6 Second.	lary Register							0000
IR         OTCA	OC6R	01C8								Output Co	ompare 6 Re	egister							0000
Nrl         OrtC         —         —         OCSIDL         OCTSEL1         OCTSEL1         OCTSEL1         OCTSEL1         OCTSEL2         OCTSEL2         OCTSEL3         OCTSEL3         OCM1         DCM2         DCM2         DCM1         DCM3         DC	OC6TMR	01CA								Timer \	Value 6 Reg	ister							XXXX
NN2       01CE       FLTMD       FLTOUT       FLTRIEN       OCINV       —       —       —       OCTRIG       TRIGSTAT       OCTRIG       SYNCSEL3       SYNCSEL1	OC7CON1	01CC	I	I		OCTSEL2	OCTSEL1	<b>OCTSEL0</b>	I	I	<b>ENFLTO</b>	I	Ι	<b>OCFLT0</b>	TRIGMODE		OCM1	OCMO	0000
01D0         Output Compare 7 Secondary Register           01D2         0.1D2           IR         0.1D           IR         0.1D           IR         0.1D           IR         0.1D           IR         0.1D	OC7CON2				FLTTRIEN	OCINV	Ι					TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3				0000
01D2         Output Compare 7 Register           IR         01D4         Timer Value 7 Register           1:         —= unimplemented, read as '0'. Reset values are shown in hexadecimal.	OC7RS	01D0							no	tput Compai	re 7 Second.	lary Register							0000
01D4         Timer Value 7 Register           — = unimplemented, read as '0'. Reset values are shown in hexadecimal.	OC7R	01D2								Output Co	ompare 7 Rt	egister							0000
— = unimplemented, read as '0'. Reset values are shown in hexadecimal.	<b>OC7TMR</b>	01D4								Timer \	Value 7 Regi	ister							XXXX
	Legend:	 	unimplem	ented. read	as '0'. Rese	t values are	shown in he	sxadecimal.											]

TABLE 3-8:	3-8:	NO	TPUT C	<b>OUTPUT COMPARE REGISTER</b>	RE REG		MAP (CONTINUED)	UNITNU	ED)									
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
OC8CON1	01D6	1	1	OCSIDL	OCTSEL2	OCTSEL1	<b>OCTSEL0</b>	I	I	ENFLTO	I	I	<b>OCFLT0</b>	TRIGMODE	OCM2	OCM1	OCMO	0000
OC8CON2 01D8 FLTMD FLTOUT	01D8	FLTMD		FLTTRIEN	OCINV	Ι	Ι	I	0C32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	OCTRIG TRIGSTAT OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0	SYNCSEL2	SYNCSEL1		0000
OC8RS	01DA							Õ	utput Compe	are 8 Seconc	<b>Output Compare 8 Secondary Register</b>							0000
OC8R	01DC								Output C	Output Compare 8 Register	tegister							0000
<b>OC8TMR</b>	01DE								Timer	Timer Value 8 Register	jister							XXXX
OC9CON1	01E0	I	I	OCSIDL	OCSIDL OCTSEL2 OCTSEL1	_	<b>OCTSEL0</b>	Ι	Ι	<b>ENFLT0</b>	I	I	<b>OCFLT0</b>	OCFLT0 TRIGMODE OCM2	OCM2	OCM1	OCMO	0000
OC9CON2 01E2 FLTMD FLTOUT	01E2	FLTMD	FLTOUT	FLTTRIEN	OCINV	I	I	I	0C32	OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	OCTRIS SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1	SYNCSEL2		<b>SYNCSEL0</b>	0000
OC9RS	01E4							õ	utput Compe	are 9 Seconc	Output Compare 9 Secondary Register							0000
OC9R	01E6								Output C	Output Compare 9 Register	legister							0000
<b>OC9TMR</b>	01E8								Timer	Timer Value 9 Register	jister							XXXX
Legend:	"	unimplem	ented, read	unimplemented, read as '0'. Reset values are shown in hexadecimal	t values are	shown in he	xadecimal.											

TABLE 3-9:	:6-	I²C″ RE	I <sup>2</sup> C <sup>~</sup> REGISTER MAP	MAP														
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	AII Resets
2C1RCV	0200	I	I	1	1	I	I	I	I				Receive	Receive Register				0000
I2C1TRN	0202	Ι	Ι	I	1	I	Ι	Ι	I				Transmit	Transmit Register				0 0 F F
I2C1BRG	0204	I	Ι	Ι	1	I	Ι	I				Baud Rati	Baud Rate Generator Register	r Register				0000
I2C1CON	0206	12CEN	I	<b>I2CSIDL</b>	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
2C1STAT	0208	ACKSTAT	TRSTAT	Ι	I	I	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	4	S	R/W	RBF	TBF	0000
I2C1ADD	020A	I	I	I	I	I	I					Address	Address Register					0000
I2C1MSK	020C	I	I	Ι	1	I	I				4	Address Mask Register	ask Registe	-				0000
2C2RCV	0210	I	I	Ι	I	I	I	I	I				Receive	Receive Register				0000
I2C2TRN	0212	I	I	I	1	I	I	I	I				Transmit	Transmit Register				0 0 F F
2C2BRG	0214	1	I	Ι	1	I	Ι	I				Baud Rati	Baud Rate Generator Register	r Register				0000
I2C2CON	0216	I2CEN	Ι	<b>I2CSIDL</b>	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
2C2STAT	0218	ACKSTAT	TRSTAT	-	I	I	BCL	GCSTAT	ADD10	IWCOL	I2COV	D/A	4	S	R/W	RBF	TBF	0000
I2C2ADD	021A	I	I	I	1	I	I					Address	Address Register					0000
I2C2MSK	021C	Ι	I	Ι		Ι	Ι				4	Address Mask Register	sk Registe	-				0000
I2C3RCV	0270	I	I	Ι	1	I	I	I	I				Receive	Receive Register				0000
2C3TRN	0272	Ι	I			Ι	I	I					Transmit	Transmit Register				3300 E E
2C3BRG	0274	Ι	I	-		Ι	Ι	Ι				Baud Rati	Baud Rate Generator Register	r Register				0000
2C3CON	0276	I2CEN	I	<b>I2CSIDL</b>	SCLREL	IPMIEN	A10M	DISSLW	SMEN	GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN	1000
2C3STAT	0278	ACKSTAT	TRSTAT	-	Ι	I	BCL	GCSTAT	ADD10	IWCOL	12COV	D/A	Ч	S	R/W	RBF	TBF	0000
2C3ADD	027A	Ι	I	Ι		Ι	I					Address	Address Register					0000
I2C3MSK	027C	I	I	1	-	Ι	Ι				*	Address Mask Register	ask Registe	-				0000
Legend:	un =	= unimplemented, read as '0'. Reset values are shown in hexadecimal	d, read as 'o	'. Reset val	lues are sho	own in hexa	idecimal.											

© 2008 Microchip Technology Inc.

Bit 10Bit 3Bit 3Bit 4Bit 3Bit 3Bit 3Bit 3Bit 3Bit 3Bit 4Bit 3Bit 3Bit 4Bit 4Bit 4Bit 3Bit 4Bit 4 <th< th=""><th>TABLE 3-10: UART REGISTER MAP</th><th>UART REGISI</th><th>REGIST</th><th></th><th>ER MAP</th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th><th></th></th<>	TABLE 3-10: UART REGISTER MAP	UART REGISI	REGIST		ER MAP														
	Addr     Bit 15     Bit 14     Bit 13     Bit 12	Bit 14 Bit 13	Bit 13		Bit 12		Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
UTXEN         UTXBF         TRMT         URXISEL1         URXISEL1         URXISEL1         URXISEL1         Rem         FERR         OERR         URXDA           i             Tamsmit Register	0220 UARTEN USIDL IREN	- NSIDL			IREN		RTSMD	1	UEN1	UENO	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	<b>PDSEL0</b>	STSEL	0000
u       u       u       u       Transmit Register       i         u       u       u       u       u       u       u         u       u       u       u       u       u       u       u       u         u <td>0222 UTXISEL1 UTXINV UTXISEL0 - L</td> <td>UTXINV UTXISEL0</td> <td>UTXISEL0</td> <td>I</td> <td>1</td> <td></td> <td>UTXBRK</td> <td>UTXEN</td> <td>UTXBF</td> <td>TRMT</td> <td><b>URXISEL1</b></td> <td><b>URXISELO</b></td> <td>ADDEN</td> <td>RIDLE</td> <td>PERR</td> <td>FERR</td> <td>OERR</td> <td>URXDA</td> <td>0110</td>	0222 UTXISEL1 UTXINV UTXISEL0 - L	UTXINV UTXISEL0	UTXISEL0	I	1		UTXBRK	UTXEN	UTXBF	TRMT	<b>URXISEL1</b>	<b>URXISELO</b>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
u       u       u       u       model	0224				I		1	1	I				Tran	smit Regist	er				XXXX
Baud Rate Generator Prescalet	0226		1		Ι		I	Ι	I				Reo	eive Regist	er.				0000
UEN1UEN0WAKELPBACKABUDRXINVBRGHPDSELIPDSELIOSTSEL-UTXENUTXENURXISEL1URXISEL1URXISEL1URXISEL1PDSELIPDSELIPDSELIPDSELISTSELImateRemaineRDLEPERRFERROERRURXDAImateImateUEN0WAKELPBACKABUDRXINVBRGHPDSEL1PDSEL1ImateUTXENUTXENUTXENURXISEL1URXISEL1URXISEL1PDSEL1PDSEL1PDSEL1ImateUTXENUTXENUTXENURXISEL1URXISEL1RIDLEPERRFERRRIDLEImateUTXENUTXENURXISEL1URXISEL1URXISEL1PDSEL1PDSEL1ImateImateUTXENUTXENUEN1BRGHPDSEL1PDSEL1PDSEL1ImateImateUTXENUEN1UEN0WAKELPBACKABUDRXINVBRGHPDSEL1ImateImateUTXENUTXENUTXENUTXENImateImateImateImateImateImateImateImateImateUTXENUTXENUTXENImateImateImateImateImateImateImateImateImateImateImateImateImateImateImateImateImateImateI	0228								Bauc	I Rate Gen	erator Presca	ller							0000
UTXENUTXERURXISELIURXISELIURXISELIURXISELIURXISERERFERROERRURXDAi-ui-ui-<	0230 UARTEN - USIDL IREN F	- USIDL IREN	IREN	IREN		œ	RTSMD	I	UEN1	UENO	MAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	<b>PDSEL0</b>	STSEL	0000
und       und       Transmit Register         ind	0232 UTXISEL1 UTXINV UTXISEL0 - U	UTXINV UTXISELO	UTXISEL0	Ι	ر ا		UTXBRK	UTXEN	UTXBF	TRMT	<b>URXISEL1</b>	URXISELO	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
und       und       Receive Register         naud       Baud       Rate Generator Prescaler         naud       UEN1       UEN0       WAKE       LPBACK       ABUD       RXINV       BRGH       PDSEL0       STSEL         ur       UEN1       UEN0       WAKE       LPBACK       ABUD       RXINV       BRGH       PDSEL0       STSEL         ur       UTXEN       UTXEN       UEN1       URXISEL1       NUX       BRGH       PDSEL0       STSEL         ur       U-       U       U       NVX       BDEN       RDLE       PERR       PERR       NV       NV         ur       U-       U       NV       RDL       RDN       RDL       PERR       PERR       NV       NV         ur       U-       U       NV       RDL       PERR       PERR       PERR       NV         ur       U       UN       NV       BRGH       PDSEL1       PDSEL1       NV       N       N         ur       UTXEN       URXEN       RNU       BRGH       PDSEL1       PDSEL0       STSEL       N       N         ur       UTXEN       UTXEN       RNU       RDL       PDSEL1       <	0234				Ι		1	I	I				Tran	smit Regist	er				XXXX
Baud Rate Generator Prescaler            UEN1         UEN0         WAKE         LPBACK         ABUD         RXINV         BRGH         PDSEL0         STSEL         STSEL           UTXEN         UTXEN         UEN1         UEN1         URXISEL1         URXISEL0         ADDEN         RIDLE         PERR         PDSEL0         STSEL         STSEL           UTXEN         UTXEN         UTXEN         URXISEL1         URXISEL1         URXISEL1         URXISEL         ADDEN         RIDLE         PERR         PDSEL0         STSEL         I         I         I         I         URXIA         I         URXIA         I	0236							Ι	I				Reo	eive Regist	er.				0000
UEN1UEN0WAKEIPBACKABUDRXINVBRGHPDSEL1PDSEL0STSELUTXENUTXENUTXENINXISEL1URXISEL1NIDLERERRCERRRERROERRINXDAUINXISEL1INXISEL1INXISEL1NIDLERERROERRINXDAINXDAUINXISEL1INXISEL1RIDLERERRRERRINXDAINXDAUUUUWAKEIPBACKABUDRXINVBRGHPDSEL1PDSEL0STSELUUUUWAKEIPBACKABUDRXINVBRGHPDSEL1PDSEL0STSELUUUUWAKEIPBACKABUDRXINVBRGHPDSEL1PDSEL0STSELUUUUVAKEIPBACKABUDRXINVBRGHPDSEL1PDSEL0STSELUUUUUNAKEIPBACKABUDRXINVRGHPDSEL1PDSEL0STSELUUUUUINVISEL0ADDENRDIKPDSEL1PDSEL1PDSEL0PDSEL1UUUUVRDIKRDIKPDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1PDSEL1 </td <td>0238</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>Bauc</td> <td>I Rate Gen</td> <td>erator Presca</td> <td>ller</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>0000</td>	0238								Bauc	I Rate Gen	erator Presca	ller							0000
UTXEN         UTXEF         TRMT         URXISEL1         URXISEL1         URXISEL1         URXISEL1         URXISE         PERR         FERR         OERR         URXDA           1         -	0250 UARTEN - USIDL IREN RTSMD	- USIDL IREN F	USIDL IREN F	IREN F	ш	RTSN	Ū		UEN1	UENO	WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	<b>PDSEL0</b>	STSEL	0000
und>             und>             und>             Transmit Register         ransmit Register <thran< th="">         ran         ran</thran<>	0252 UTXISEL1 UTXINV UTXISEL0 - UTXBRK	UTXINV UTXISEL0	UTXISEL0	Ι		UTXB	RK	UTXEN	UTXBF	TRMT		<b>URXISEL0</b>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
u         u         v         Receive Register           Baud Rate Generator Prescaler         Baud Rate Generator Prescaler         State Register	0254 — — — — — — —					I			I				Tran	smit Regist	er				XXXX
Baud Rate Generator Prescaler          UEN1       UEN0       WAKE       LPBACK       ABUD       RXINV       BRGH       PDSEL0       STSEL         I       UTXEN       UTXBF       TRMT       URXISEL1       URXISEL0       ADDEN       RXINV       BRGH       PDSEL0       STSEL       STSEL         I       UTXEN       UTXBF       IRXISEL1       URXISEL0       ADDEN       RIDLE       PERR       FERR       OERR       URXDA         I          Image: State	0256					Ι	-		I				Rec	eive Regist	er				0000
UEN1         UEN0         WAKE         LPBACK         ABAUD         RXINV         BRGH         PDSEL1         PDSEL0         STSEL           UTXEN         UTXER         TRMT         URXISEL1         URXISEL0         ADDEN         RIDLE         PERR         PERR         PDSEL0         NTDA                NTSEL1         URXISEL0         ADDEN         RIDLE         PERR         PERR         OERR         URXDA	0258								Bauc	I Rate Gen	erator Presca	ller							0000
UTXEN         UTXEF         TRMT         URXISEL1         ADDEN         RIDLE         PERR         FERR         OERR         URXDA               Transmit Register	02B0 UARTEN - USIDL IREN RT	- USIDL IREN	IREN	IREN		RT	RTSMD	I	UEN1	UENO	MAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	<b>PDSELO</b>	STSEL	0000
	02B2 UTXISEL1 UTXINV UTXISEL0 - UT	UTXINV UTXISEL0	UTXISEL0		15	5	UTXBRK	UTXEN	UTXBF	TRMT	<b>URXISEL1</b>	<b>URXISEL0</b>	ADDEN	RIDLE	PERR	FERR	OERR	URXDA	0110
- Receive Register Baud Rate Generator Prescaler	02B4				Ι			Ι	I				Tran	ismit Regist	er				XXXX
	02B6 — — — — — —				Ι				I				Reo	eive Registe	er				0000
	02B8								Bauc	I Rate Gen	erator Presca	ller							0000

# TABLE 3-11: SPI REGISTER MAP

File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
SPI1STAT	0240	SPIEN	1	SPISIDL	I	I	SPIBEC2	SPIBEC1	<b>SPIBEC0</b>	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISELO	SPITBF	SPIRBF	0000
SPI1CON1	0242	I	I	I	DISSCK	DISSDO	MODE 16	SMP	CKE	SSEN	СКР	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	<b>PPRE0</b>	0000
SPI1CON2	0244	FRMEN	SPIFSD	SPIFPOL	I	Ι	I	Ι	I	I	I	Ι	I	Ι	I	SPIFE	SPIBEN	0000
SPI1BUF	0248							Tre	Transmit and Receive Buffer	Receive Bu	ffer							0000
<b>SPI2STAT</b>	0260	SPIEN	Ι	SPISIDL	Ι	I	SPIBEC2	SPIBEC1	<b>SPIBEC0</b>	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISELO	SPITBF	SPIRBF	0000
SPI2CON1	0262	Ι	Ι	1	DISSCK	DISSDO	MODE16	SMP	CKE	SSEN	СКР	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	<b>PPRE0</b>	0000
SPI2CON2	0264	FRMEN	SPIFSD	SPIFPOL	1	I	I	Ι	I	I	I	Ι	I	I	1	SPIFE	SPIBEN	0000
<b>SPI2BUF</b>	0268							Tre	Transmit and Receive Buffer	Receive Bu	ffer							0000
<b>SPI3STAT</b>	0280	SPIEN	Ι	SPISIDL	I	Ι	SPIBEC2	SPIBEC1	<b>SPIBEC0</b>	SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF	0000
SPI3CON1	0282	Ι	I	1	DISSCK	DISSDO	MODE 16	SMP	CKE	SSEN	СКР	MSTEN	SPRE2	SPRE1	SPRE0	PPRE1	<b>PPRE0</b>	0000
<b>SPI3CON2</b>	0284	FRMEN	SPIFSD	SPIFPOL	I	I	Ι	Ι	I	Ι	Ι	Ι	I	Ι	1	SPIFE	SPIBEN	0000
<b>SPI3BUF</b>	0288							Tr	Transmit and Receive Buffer	Receive Bu	ffer							0000
Legend:	iun =	implemente	∋d, read as		alues are sh	nown in hex	in hexadecimal.											

© 2008 Microchip Technology Inc.

0         0	Addr         Bit 15         Bit 14         Bit 13         Bit 13         Bit 14         Bit 14 <th></th> <th>i</th> <th></th>		i																	
TRNS1         Result         Imsol (Risk)         Teston         Te	Bit         Acto         TRISALI         TRISA	File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7 <sup>(2)</sup>	Bit 6 <sup>(2)</sup>	Bit 5 <sup>(2)</sup>	Bit 4 <sup>(2)</sup>	Bit 3 <sup>(2)</sup>	Bit2 <sup>(2)</sup>	Bit 1 <sup>(2)</sup>	Bit 0 <sup>(2)</sup>	All Resets
Ret         Ret <td>RIM         C2C3         IMAIE         CMAIE         C</td> <td>RISA</td> <td>02C0</td> <td>TRISA15</td> <td>TRISA14</td> <td>I</td> <td>1</td> <td>1</td> <td>TRISA10</td> <td>TRISA9</td> <td>1</td> <td>TRISA7</td> <td>TRISA6</td> <td><b>TRISA5</b></td> <td>TRISA4</td> <td>TRISA3</td> <td>TRISA2</td> <td>TRISA1</td> <td><b>TRISA0</b></td> <td>36FF</td>	RIM         C2C3         IMAIE         CMAIE         C	RISA	02C0	TRISA15	TRISA14	I	1	1	TRISA10	TRISA9	1	TRISA7	TRISA6	<b>TRISA5</b>	TRISA4	TRISA3	TRISA2	TRISA1	<b>TRISA0</b>	36FF
UNION         UNION <th< td=""><td></td><td>DRTA</td><td>02C2</td><td>RA15</td><td>RA14</td><td>1</td><td>Ι</td><td>Ι</td><td>RA10</td><td>RA9</td><td>Ι</td><td>RA7</td><td>RA6</td><td>RA5</td><td>RA4</td><td>RA3</td><td>RA2</td><td>RA1</td><td>RA0</td><td>XXXX</td></th<>		DRTA	02C2	RA15	RA14	1	Ι	Ι	RA10	RA9	Ι	RA7	RA6	RA5	RA4	RA3	RA2	RA1	RA0	XXXX
OOMS         OOM4         —         —         OOM1         ODM3         ODM3<	OCA         02045         0DA15         0DA14         0	TA	02C4	LATA15	LATA14	1	I	1	LATA10	LATA9	1	LATA7	LATA6	LATA5	LATA4	LATA3	LATA2	LATA1	LATA0	XXXX
With all secondared late are uninformation in broadcained. Reset values around are for 10-pin devices only unless otherwise noted.         With all secondared late are uninformation in broadcained.         Rin fail secondared late are uninformation on cynthewise rand as 0.°. Bits are available on 80-pin and 100-pin devices only, unless otherwise noted.         PORTB REGISTER MAP         Inside late and random concerned are or	gend:         = unimplemental, react values are shown in hexadecrinal. Reset values shown are for 100-pin devices.           2:         Bis are implemental, routing memoria on 64-pin devices and read as °C. Bits are available on 60-pin and 100-pin devices.           2:         Bis are implemental, routing-memoria on 64-pin devices and read as °C. Bits are available on 60-pin and 100-pin devices.           Albert         Bit 15         Bit 14         Bit 13         Bit 12         Bit 14         Bit 13         Bit 15         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 13         Bit 12         Bit 14         Bit 14         Bit 15         Bit 14         Bit 13         Bit 12         Bit 14         Bit 14         Bit 15         Bit 14         Bit 13         Bit 14         <	DCA	02C6	ODA15	ODA14	1	1		ODA10	ODA9	1	0DA7	ODA6	ODA5	ODA4	ODA3	ODA2	0DA1	0DA0	0000
PORTB REGISTER MAP         Bit 1         Bit 2         Bit 2         Bit 3         Bit 2         Bit 3         Bit 2 <td>REL         3-13:         PORTB REGISTER MAP           File         Bit 13         Bit 12         Bit 14         Bit 13         Bit 14         Bit 14         Bit 15         RISB 1         TRISB 1         <th< td=""><td>pu</td><td>— = ul PORT, Bits ar</td><td>nimplement A and all as e implemen</td><td>ed, read as sociated bit ted on 100-</td><td>'0'. Reset v s are unimp pin devices</td><td>alues are sl lemented o only; othen</td><td>hown in he: n 64-pin de vise read a</td><td>kadecimal. F vices and r∈ s '0'.</td><td>Reset value: ead as '0'. E</td><td>s shown arr lits are avai</td><td>e for 100-pi ilable on 80</td><td>n devices. -pin and 10</td><td>00-pin devic</td><td>es only, unle</td><td>ess otherwi</td><td>se noted.</td><td></td><td></td><td></td></th<></td>	REL         3-13:         PORTB REGISTER MAP           File         Bit 13         Bit 12         Bit 14         Bit 13         Bit 14         Bit 14         Bit 15         RISB 1         TRISB 1 <th< td=""><td>pu</td><td>— = ul PORT, Bits ar</td><td>nimplement A and all as e implemen</td><td>ed, read as sociated bit ted on 100-</td><td>'0'. Reset v s are unimp pin devices</td><td>alues are sl lemented o only; othen</td><td>hown in he: n 64-pin de vise read a</td><td>kadecimal. F vices and r∈ s '0'.</td><td>Reset value: ead as '0'. E</td><td>s shown arr lits are avai</td><td>e for 100-pi ilable on 80</td><td>n devices. -pin and 10</td><td>00-pin devic</td><td>es only, unle</td><td>ess otherwi</td><td>se noted.</td><td></td><td></td><td></td></th<>	pu	— = ul PORT, Bits ar	nimplement A and all as e implemen	ed, read as sociated bit ted on 100-	'0'. Reset v s are unimp pin devices	alues are sl lemented o only; othen	hown in he: n 64-pin de vise read a	kadecimal. F vices and r∈ s '0'.	Reset value: ead as '0'. E	s shown arr lits are avai	e for 100-pi ilable on 80	n devices. -pin and 10	00-pin devic	es only, unle	ess otherwi	se noted.			
Bit 1         Bit 13         Bit 13         Bit 14         Bit 13         Bit 13         Bit 14         Bit 14 </td <td>File         Addr         Bit 15         Bit 14         Bit 13         Bit 13         Bit 14         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 14         Bit 14         Bit 13         Bit 14         Bit 14         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         LATB3         CATB5         TRISB1         TRISB1</td> <td>ABLE</td> <td>3-13:</td> <td>PORT</td> <td>B REGI</td> <td>STER M.</td> <td>AP</td> <td></td>	File         Addr         Bit 15         Bit 14         Bit 13         Bit 13         Bit 14         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 14         Bit 14         Bit 13         Bit 14         Bit 14         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         Bit 15         Bit 14         LATB3         CATB5         TRISB1	ABLE	3-13:	PORT	B REGI	STER M.	AP													
TRISB15         TRUSB13         TRUSB13 <t< td=""><td>RISE         02C6         TRISB15         TRISB13         TRISB13         TRISB13         TRISB13         TRISB13         TRISB13         TRISB14         TRISB15         TRISB16         TRISB6         ODB5         ODB6         ODB</td><td>File Vame</td><td>Addr</td><td>Bit 15</td><td>Bit 14</td><td>Bit 13</td><td>Bit 12</td><td>Bit 11</td><td>Bit 10</td><td>Bit 9</td><td>Bit 8</td><td>Bit 7</td><td>Bit 6</td><td>Bit 5</td><td>Bit 4</td><td>Bit 3</td><td>Bit 2</td><td>Bit 1</td><td>Bit 0</td><td>All Resets</td></t<>	RISE         02C6         TRISB15         TRISB13         TRISB13         TRISB13         TRISB13         TRISB13         TRISB13         TRISB14         TRISB15         TRISB16         TRISB6         ODB5         ODB6         ODB	File Vame	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
RB16         RB13         RB13         RB11         RB10         LVTB9         LVTC14         LVTC13         LVTC14         LVTC14         LVTC14         LVTC14         LVTC14         LVTC13         LVTC14         LVTC14 <thltc13< th=""> <thltc14< th=""> <thltc13< th=""></thltc13<></thltc14<></thltc13<>	RFIE         DCCA         RB14         RB13         RB12         RB11         LATB11         LATB13         LATB13         LATB14         LATB13         LATB14         LATB14         LATB13         LATB14         LATB14         LATB13         LATB11         LATB14         LATB13         LATB13         LATB14         LATB14         LATB13         LATB14         LATB14         LATB14         LATB14         LATB14         LATB14         LATB14         LATB14         LATB14         LATB13         LATB14	RISB	02C8	TRISB15	_	TRISB13	TRISB12	TRISB11	TRISB10	TRISB9	TRISB8	TRISB7	TRISB6	TRISB5	TRISB4	TRISB3	TRISB2	TRISB1	<b>TRISB0</b>	FFFF
L/TB15         L/TB14         L/TB13         L/TB15         L/TB13         L/TB13 <thl tb13<="" th=""> <thl tb13<="" th=""> <thl tb13<="" td="" th<=""><td>IDECC         LATB15         LATB13         LATB13         LATB14         Bit 13         Bit 14         Bit 14<!--</td--><td>DRTB</td><td>02CA</td><td>RB15</td><td>RB14</td><td>RB13</td><td>RB12</td><td>RB11</td><td>RB10</td><td>RB9</td><td>RB8</td><td>RB7</td><td>RB6</td><td>RB5</td><td>RB4</td><td>RB3</td><td>RB2</td><td>RB1</td><td>RBO</td><td>XXXX</td></td></thl></thl></thl>	IDECC         LATB15         LATB13         LATB13         LATB14         Bit 13         Bit 14         Bit 14 </td <td>DRTB</td> <td>02CA</td> <td>RB15</td> <td>RB14</td> <td>RB13</td> <td>RB12</td> <td>RB11</td> <td>RB10</td> <td>RB9</td> <td>RB8</td> <td>RB7</td> <td>RB6</td> <td>RB5</td> <td>RB4</td> <td>RB3</td> <td>RB2</td> <td>RB1</td> <td>RBO</td> <td>XXXX</td>	DRTB	02CA	RB15	RB14	RB13	RB12	RB11	RB10	RB9	RB8	RB7	RB6	RB5	RB4	RB3	RB2	RB1	RBO	XXXX
ODBIS         ODBIA         ODBIA <th< td=""><td>DCB         02CE         0DB15         0DB14         0DB13         0DB13         0DB14         0DB14         0DB6         0DB7         DB14         Bit 13         Bit 13         Bit 14         Bit 15         Bit 14         Bit 14</td><td>ΠB</td><td>02CC</td><td>LATB15</td><td>LATB14</td><td>LATB13</td><td>LATB12</td><td>LATB11</td><td>LATB10</td><td>LATB9</td><td>LATB8</td><td>LATB7</td><td>LATB6</td><td>LATB5</td><td>LATB4</td><td>LATB3</td><td>LATB2</td><td>LATB1</td><td>LATB0</td><td>XXXX</td></th<>	DCB         02CE         0DB15         0DB14         0DB13         0DB13         0DB14         0DB14         0DB6         0DB7         DB14         Bit 13         Bit 13         Bit 14         Bit 15         Bit 14	ΠB	02CC	LATB15	LATB14	LATB13	LATB12	LATB11	LATB10	LATB9	LATB8	LATB7	LATB6	LATB5	LATB4	LATB3	LATB2	LATB1	LATB0	XXXX
et values are shown in hexadecima. <b>PORTIC REGISTER MAT</b> <b>PORTIC R</b>	Gend:       Reset values are shown in hexadecimal.         BLE 3-14:       DRTC REGISTER MAP         Flie       Addr       Bit 15       Bit 14       Bit 13       Bit 12       Bit 14       Bit 13       Bit 15       Bit 14       Bit 13       Bit 12       Bit 14       Bit 13       Bit 12       Bit 14       Bit 13       Bit 12       Bit 14       Bit 13       Bit 14       Bit 13       Bit 12       Bit 14       Bit 13       Bit 13       Bit 14	DCB	02CE	ODB15	ODB14	ODB13	ODB12	ODB11	ODB10	ODB9	ODB8	ODB7	ODB6	ODB5	ODB4	ODB3	ODB2	ODB1	0BD0	0000
Addr         Bit 15         Bit 13         Bit 12         Bit 14         Bit 13         Bit 12         Bit 14         Bit 13         Bit 12         Bit 14         Bit 13         Bit 14         Bit 14         Bit 13         Bit 13         Bit 13         Bit 14         Bit 14         Bit 13         Bit 14         Bit 14         Bit 13         Bit 14         Bit 14         Bit 13         Bit 13         Bit 14         Bit 13         Bit 14         Bit 13         Bit 14         Bit 13         Bit 13         Bit 14         Bit 13         Bit 14         Bit 13         Bit 14         Bit 13         Bit 13         Bit 14         Bit 13         Bit 13 <th></th> <th>ABLE</th> <th>3-14:</th> <th>PORT</th> <th>C REGI</th> <th>STER M.</th> <th>AP</th> <th></th>		ABLE	3-14:	PORT	C REGI	STER M.	AP													
02D0         TRISC16         TRISC13         TRISC13         TRISC13         TRISC13         TRISC13         TRISC13         TRISC13         TRISC14         TRISC13         TRISC14         TRISC13         T		File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12		Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4 <sup>(1)</sup>	Bit 3 <sup>(2)</sup>	Bit 2 <sup>(1)</sup>	Bit 1 <sup>(2)</sup>	Bit 0	All Resets
02D2         RC15 <sup>3(34)</sup> RC14         RC13         RC13         RC13         RC13         RC13         LaTC12         LaTC3         LaTC3         LaTC3         LaTC1         LaTC3         LaTC3 <th< td=""><td></td><td>RISC</td><td>02D0</td><td>TRISC15</td><td></td><td></td><td>TRISC12</td><td>I</td><td>Ι</td><td>I</td><td>I</td><td>Ι</td><td>Ι</td><td>Ι</td><td>TRISC4</td><td>TRISC3</td><td>TRISC2</td><td>TRISC1</td><td>I</td><td>FOLE</td></th<>		RISC	02D0	TRISC15			TRISC12	I	Ι	I	I	Ι	Ι	Ι	TRISC4	TRISC3	TRISC2	TRISC1	I	FOLE
02D4         IATC15         IATC13         IATC12         IATC3         IATD3         <	<u>, , , , , , , , , , , , , , , , , , , </u>	DRTC	02D2	RC15 <sup>(3,4)</sup>		RC13	RC12 <sup>(3)</sup>	1	Ι	I	I	Ι	1		RC4	RC3	RC2	RC1	I	XXXX
02D6         0DC14         0DC13         0DC12         —         —         —         —         —         0DC4         0DC3         0DC3         0DC1         —           — = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.         —         —         —         —         —         0DC4         0DC3         0DC3         0DC1         —         —         —         —         —         0DC4         0DC3         0DC3         0DC1         —         —         —         —         —         —         —         —         0DC4         0DC3         0DC1         —         —         —         —         —         —         —         —         —         DDC3         DDC1         DDC3         DDC1         DDC3         DDC1         DDC3         DD3	<u> </u>	ЛC	02D4	LATC15	LATC14	LATC13	LATC12	Ι	Ι		Ι	Ι	Ι	Ι	LATC4	LATC3	LATC2	LATC1	Ι	XXXX
<ul> <li> = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.</li> <li>Bits are unimplemented in 64-pin and 80-pin devices; read as '0'.</li> <li>RC12 and RC15 are only available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00, otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00), otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00, otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00, otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11 or 00, otherwise read as '0'.</li> <li>RC15 sonly available when POSCMD1:POSCMD0 configuration bits = 11.</li> <li>R114<sup>(1)</sup></li> <li>R114<sup>(1)</sup></li></ul>		000	02D6	ODC15	ODC14	ODC13	ODC12	I	Ι	1	Ι	Ι	I	Ι	ODC4	ODC3	ODC2	ODC1	Ι	0000
3-15: PORTD REGISTER MAP         3-15: PORTD REGISTER MAP         Addr       Bit 15 <sup>(1)</sup> Bit 14 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 11       Bit 10       Bit 10       Bit 11       Bit 11       Bit 10       Bit 11       Bit 11       Bit 11       Bit 11       Bit 11       Bit 10       Bit 11       Bit 11 <td>3-15: PORTD REGISTER MAP         3-15: PORTD REGISTER MAP         Addr       Bit 15<sup>(1)</sup>       Bit 14<sup>(1)</sup>       Bit 12<sup>(1)</sup>       Bit 10       Bit 1</td> <td>Legend: Note 1: 3: 3: 4:</td> <td>H = ul Bits ar Bits ar RC12 RC15</td> <td>in mplement e unimplem e unimplem and RC15 <i>e</i> is only avail</td> <td>ed, read as lented in 64. lented in 64. are only ava lable when f</td> <td><sup>10'</sup>. Reset v -pin and 80- -pin devices ilable when POSCMD1:1</td> <td>alues are sl pin devices ; read as 'o the primary &gt;OSCMD0</td> <td>hown in he: ;; read as 'C r'. / oscillator i Configurati</td> <td>kadecimal. F</td> <td>Reset value r when EC 1 or 00 an</td> <td>s shown an mode is se d the OSCI</td> <td>e for 100-pi lected (PO\$ OFN Confiç</td> <td>n devices. SCMD1:PO juration bit</td> <td>SCMD0 Co = ⊥.</td> <td>nfiguration</td> <td>bits = 11 c</td> <td>yr 00); othe</td> <td>erwise read</td> <td><b>as</b> '0'</td> <td></td>	3-15: PORTD REGISTER MAP         3-15: PORTD REGISTER MAP         Addr       Bit 15 <sup>(1)</sup> Bit 14 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 10       Bit 1	Legend: Note 1: 3: 3: 4:	H = ul Bits ar Bits ar RC12 RC15	in mplement e unimplem e unimplem and RC15 <i>e</i> is only avail	ed, read as lented in 64. lented in 64. are only ava lable when f	<sup>10'</sup> . Reset v -pin and 80- -pin devices ilable when POSCMD1:1	alues are sl pin devices ; read as 'o the primary >OSCMD0	hown in he: ;; read as 'C r'. / oscillator i Configurati	kadecimal. F	Reset value r when EC 1 or 00 an	s shown an mode is se d the OSCI	e for 100-pi lected (PO\$ OFN Confiç	n devices. SCMD1:PO juration bit	SCMD0 Co = ⊥.	nfiguration	bits = 11 c	yr 00); othe	erwise read	<b>as</b> '0'	
4 ddd         Bit 15 <sup>(1)</sup> Bit 13 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 13 <sup>(1)</sup> <th< td=""><td>Addr         Bit 15<sup>(1)</sup>         Bit 14<sup>(1)</sup>         Bit 13<sup>(1)</sup>         Bit 12<sup>(1)</sup>         Bit 12<sup>(1)</sup>         Bit 12<sup>(1)</sup>         Bit 12<sup>(1)</sup>         Bit 13<sup>(1)</sup>         RisD13         RisD3         RisD3         RisD3         RisD6           0         02DA         RD15         RD14         RD13         RD12         RD11         RD10         RD3         RD7         RD6           02DE         0D15         0D14         0D113         0D112         0D11         0D110         0D19         0D17         0D17</td><td>ABLE</td><td>3-15:</td><td>PORI</td><td></td><td></td><td>AP</td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td><td></td></th<>	Addr         Bit 15 <sup>(1)</sup> Bit 14 <sup>(1)</sup> Bit 13 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 12 <sup>(1)</sup> Bit 13 <sup>(1)</sup> RisD13         RisD3         RisD3         RisD3         RisD6           0         02DA         RD15         RD14         RD13         RD12         RD11         RD10         RD3         RD7         RD6           02DE         0D15         0D14         0D113         0D112         0D11         0D110         0D19         0D17         0D17	ABLE	3-15:	PORI			AP													
02D8         TRISD15         TRISD14         TRISD13         TRISD13         TRISD14         TRISD13         TRISD14         TRISD14         TRISD14         TRISD15         TRISD15         TRISD14         TRISD15         TRISD14         TRISD15         TRISD14         TRISD14         TRISD14         TRISD14         TRISD14         TRISD14         TRISD14         TRISD14         TRISD15         TRISD15         TRISD14         T	02D8         TRISD15         TRISD14         TRISD13         TRISD12         TRISD10         TRISD3         TRISD6         TRISD4         TRISD6         TRISD4         TRISD5         TRISD7         TRISD6           0         02DA         RD15         RD14         RD13         RD12         RD11         RD10         RD9         RD8         RD7         RD6           02DC         LATD15         LATD14         LATD13         LATD12         LATD10         LATD9         LATD8         LATD7         LATD6           02DE         ODD15         ODD14         ODD13         ODD12         ODD14         ODD13         ODD12         ODD14         ODD7         ODD6         ODD7         ODD6         ODD7         ODD6         ODD6         ODD7         ODD6         ODD7         ODD6         ODD7         ODD7         ODD6         ODD7         ODD7         ODD7         ODD7         ODD6         ODD7         ODD7         ODD7         ODD6         ODD7         ODD7         ODD7         ODD7         ODD7         ODD7         OD77         OD77 </td <td>File Name</td> <td>Addr</td> <td>Bit 15<sup>(1)</sup></td> <td></td> <td>Bit 13<sup>(1)</sup></td> <td>Bit 12<sup>(1)</sup></td> <td>Bit 11</td> <td>Bit 10</td> <td>Bit 9</td> <td>Bit 8</td> <td>Bit 7</td> <td>Bit 6</td> <td>Bit 5</td> <td>Bit 4</td> <td>Bit 3</td> <td>Bit 2</td> <td>Bit 1</td> <td>Bit 0</td> <td>All Resets</td>	File Name	Addr	Bit 15 <sup>(1)</sup>		Bit 13 <sup>(1)</sup>	Bit 12 <sup>(1)</sup>	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
0         02DA         RD15         RD14         RD13         RD12         RD11         RD10         RD10         RD2         RD4         RD3         RD2         RD1         RD11         RD11         LATD12         LATD13         LATD13         LATD14         LATD13         LATD14         LATD14         LATD14         LATD13         LATD14         LATD13         LATD14         LATD2         LATD14         LATD14 <thl< td=""><td>0         02DA         RD15         RD14         RD13         RD12         RD11         RD10         RD9         RD8         RD7         RD6           02DC         LATD15         LATD14         LATD13         LATD12         LATD14         LATD12         &lt;</td><td>RISD</td><td>02D8</td><td>TRISD15</td><td></td><td>TRISD13</td><td>TRISD12</td><td>TRISD11</td><td>TRISD10</td><td>TRISD9</td><td>TRISD8</td><td>TRISD7</td><td>TRISD6</td><td>TRISD5</td><td>TRISD4</td><td>TRISD3</td><td>TRISD2</td><td>TRISD1</td><td><b>TRISD0</b></td><td>FFF</td></thl<>	0         02DA         RD15         RD14         RD13         RD12         RD11         RD10         RD9         RD8         RD7         RD6           02DC         LATD15         LATD14         LATD13         LATD12         LATD14         LATD12         <	RISD	02D8	TRISD15		TRISD13	TRISD12	TRISD11	TRISD10	TRISD9	TRISD8	TRISD7	TRISD6	TRISD5	TRISD4	TRISD3	TRISD2	TRISD1	<b>TRISD0</b>	FFF
LATD15         LATD14         LATD13         LATD12         LATD10         LATD10         LATD3         LATD1         LATD1 <thlatd1< th="" thcaddrinut<=""> <thlatd1< th=""> <thlatd1<< td=""><td>02DC         LATD15         LATD14         LATD13         LATD12         LATD14         LATD13         LATD12         LATD10         LATD3         LATD3         LATD6         LATD6         LATD6         LATD7         LATD6         LATD6         LATD7         LATD6         LATD6         LATD7         LATD6         LATD7         LATD6         LATD7         LATD6         LATD7         LATD7         LATD7         LATD7         LATD7         LATD7         <thlatd7< th="" thchance<=""> <thlatd7< th=""> <thlatd7< t<="" td=""><td>PORTD</td><td>02DA</td><td>RD15</td><td>RD14</td><td>RD13</td><td>RD12</td><td>RD11</td><td>RD10</td><td>RD9</td><td>RD8</td><td>RD7</td><td>RD6</td><td>RD5</td><td>RD4</td><td>RD3</td><td>RD2</td><td>RD1</td><td>RD0</td><td>XXXX</td></thlatd7<></thlatd7<></thlatd7<></td></thlatd1<<></thlatd1<></thlatd1<>	02DC         LATD15         LATD14         LATD13         LATD12         LATD14         LATD13         LATD12         LATD10         LATD3         LATD3         LATD6         LATD6         LATD6         LATD7         LATD6         LATD6         LATD7         LATD6         LATD6         LATD7         LATD6         LATD7         LATD6         LATD7         LATD6         LATD7         LATD7         LATD7         LATD7         LATD7         LATD7 <thlatd7< th="" thchance<=""> <thlatd7< th=""> <thlatd7< t<="" td=""><td>PORTD</td><td>02DA</td><td>RD15</td><td>RD14</td><td>RD13</td><td>RD12</td><td>RD11</td><td>RD10</td><td>RD9</td><td>RD8</td><td>RD7</td><td>RD6</td><td>RD5</td><td>RD4</td><td>RD3</td><td>RD2</td><td>RD1</td><td>RD0</td><td>XXXX</td></thlatd7<></thlatd7<></thlatd7<>	PORTD	02DA	RD15	RD14	RD13	RD12	RD11	RD10	RD9	RD8	RD7	RD6	RD5	RD4	RD3	RD2	RD1	RD0	XXXX
	02DE 0DD15 0DD14 0DD13 0DD12 0DD11 0DD10 0DD9 0DD9 0DD8 0DD7 0DD6	ATD .	02DC	LATD15	LATD14	LATD13	LATD12	LATD11	LATD10	LATD9	LATD8	LATD7	LATD6	LATD5	LATD4	LATD3	LATD2	LATD1	LATD0	XXXX
		DCD	02DE	<b>ODD15</b>	0DD14	ODD13	<b>ODD12</b>	00011	00010	0DD9	ODD8	2000	9000	0005	ODD4	ODD3	ODD2	1000	0000	0000

© 2008 Microchip Technology Inc.

DS39905B-page 39

МАР	
ISTER	
<b>FE REG</b>	
PORT	
3-16:	
TABLE	

File Name	Addr	Bit 15	Bit 14	Bit 13	File         Addr         Bit 15         Bit 14         Bit 13         Bit 12	Bit 11	Bit 10	Bit 9 <sup>(1)</sup>	Bit 8 <sup>(1)</sup>	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
TRISE	02E0	I	1	1	1	1	1	TRISE9	TRISE8	TRISE7	TRISE6	TRISE5	TRISE4	TRISE3	TRISE2	TRISE1	TRISE0	03FF
PORTE	02E2	Ι	I	I	I	Ι	I	RE9	RE8	RE7	RE6	RE5	RE4	RE3	RE2	RE1	REO	XXXX
LATE	02E4	I	Ι	I		Ι	I	LATE9	LATE8	LATE7	LATE6	LATE5	LATE4	LATE3	LATE2	LATE1	LATE0	XXXX
ODCE	02E6	I	I	I		I	I	ODE9	ODE8	ODE7	ODE6	ODE5	ODE4	ODE3	ODE2	ODE1	ODE0	0000
Legend: Note 1:		unimpleme. are unimple	nted, read a mented in 6	s '0'. Reset 4-pin device	— = unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices. Bits are unimplemented in 64-pin devices; read as '0'.	shown in h∈ '0'.	exadecimal.	Reset valu	ies shown a	re for 100-p	ain devices.							

## PORTF REGISTER MAP **TABLE 3-17**:

Note

Bits are unimplemented in 64-pin and 80-pin devices; read as '0'. Bits are unimplemented in 64-pin devices; read as '0'. ÷ ∺

## PORTG REGISTER MAP **TABLE 3-18:**

File Name	Addr	Bit 15 <sup>(1)</sup>	Addr         Bit 15 <sup>(1)</sup> Bit 14 <sup>(1)</sup> Bit 13 <sup>(1)</sup> Bit 12 <sup>(1)</sup>	Bit 13 <sup>(1)</sup>	Bit 12 <sup>(1)</sup>	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1 <sup>(1)</sup> Bit 0 <sup>(1)</sup>	Bit 0 <sup>(1)</sup>	All Resets
TRISG	02F0	TRISG15	02F0 TRISG15 TRISG14 TRISG13 TRISG12	TRISG13	TRISG12	1	I	TRISG9	TRISG8	TRISG7	TRISG6	I	I	<b>TRISG3</b>	TRISG2	TRISG1	TRISG0	F3CF
PORTG	02F2	RG15	ORTG 02F2 RG15 RG14	RG13	RG12	1	I	RG9	RG8	RG7	RG6	I	I	RG3	RG2	RG1	RG0	XXXX
LATG	02F4	LATG15	02F4 LATG15 LATG14 LATG13 LATG12	LATG13	LATG12	I	I	LATG9	LATG8	LATG7	LATG6	I	Ι	LATG3	LATG2	LATG1	LATG0	XXXX
ODCG	02F6	ODG15	02F6 0DG15 0DG14 0DG13 0DG12	ODG13	ODG12	I	Ι	ODG9	ODG8	79DG7	9DG0	Ι	Ι	ODG3	ODG2	ODG1	0DGO	0000
Legend:		unimpleme	nted, read a	s '0'. Reset	= unimplemented, read as '0'. Reset values are shown in hexadecimal. Reset values shown are for 100-pin devices.	shown in he	sxadecimal.	Reset valu	es shown a	tre for 100-p	oin devices.							

Bits are unimplemented in 64-pin and 80-pin devices; read as '0'. Note 1:

## PAD CONFIGURATION REGISTER MAP **TABLE 3-19:**

	-
All Resets	0000
Bit 0	PMPTTL
Bit 1	RTSECSEL
Bit 2	I
Bit 3	Ι
Bit 4	I
Bit 5	Ι
Bit 6	I
Bit 7	I
Bit 8	I
Bit 9	I
Bit 10	Ι
Bit 11	Ι
Bit 12	I
Bit 13	I
Bit 14	I
Bit 15	I
Addr	02FC
File Name	PADCFG1

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

### PIC24FJ256GA110 FAMILY

			100															
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
ADC1BUF0	0300								ADC Data Buffer 0	Buffer 0								XXXX
ADC1BUF1	0302								ADC Data Buffer 1	Buffer 1								XXXX
ADC1BUF2	0304								ADC Data Buffer 2	Buffer 2								XXXX
ADC1BUF3	0306								ADC Data Buffer 3	Buffer 3								XXXX
ADC1BUF4	0308								ADC Data Buffer 4	Buffer 4								XXXX
ADC1BUF5	030A								ADC Data Buffer 5	Buffer 5								XXXX
ADC1BUF6	030C								ADC Data Buffer 6	Buffer 6								XXXX
ADC1BUF7	030E								ADC Data Buffer 7	Buffer 7								XXXX
ADC1BUF8	0310								ADC Data Buffer 8	Buffer 8								XXXX
ADC1BUF9	0312								ADC Data Buffer 9	Buffer 9								XXXX
ADC1BUFA	0314								ADC Data Buffer 10	Buffer 10								XXXX
ADC1BUFB	0316								ADC Data Buffer 11	Buffer 11								XXXX
ADC1BUFC	0318								ADC Data Buffer 12	Buffer 12								XXXX
ADC1BUFD	031A								ADC Data Buffer 13	Buffer 13								XXXX
ADC1BUFE	031C								ADC Data Buffer 14	Buffer 14								XXXX
ADC1BUFF	031E								ADC Data Buffer 15	Buffer 15								XXXX
AD1CON1	0320	ADON	Ι	ADSIDL		I	Ι	FORM1	FORMO	SSRC2	SSRC1	SSRC0		I	ASAM	SAMP	DONE	0000
AD1CON2	0322	VCFG2	VCFG1	VCFG0	L		CSCNA	I		BUFS		SMP13	SMP12	SMP11	SMP10	BUFM	ALTS	0000
AD1CON3	0324	ADRC	-	L	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0	ADCS7	ADCS6	ADCS5	ADCS4	ADCS3	ADCS2	ADCS1	ADCS0	0000
AD1CHS0	0328	CHONB		I	CH0SB4	CH0SB3	CH0SB2	CH0SB1	CH0SB0	CHONA			CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0	0000
<b>AD1PCFGL</b>	032C	PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8	PCFG7	PCFG6	PCFG5	PCFG4	PCFG3	PCFG2	PCFG1	PCFG0	0000
AD1PCFGH	032A	Ι	Ι	Ι			Ι	Ι	I	Ι		I		I	Ι	PCFG17	PCFG16	0000
AD1CSSL	0330	CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8	CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0	0000
AD1CSSH	0332	Ι			Ι		Ι	I	Ι	I	I	Ι	Ι	I	I	CSS17	CSS16	0000
Legend:	— = unii	— = unimplemented, read as ' $_0$ ', r = reserved, maintain	l, read as '(	o', r = reserv	/ed, maintai		as '0'. Reset values are shown in hexadecimal.	are shown ii	n hexadecir	nal.								

### ADC REGISTER MAP **TABLE 3-20:**

**CTMU REGISTER MAP TABLE 3-21:** 

File Name	Addr	Bit 15	Bit 14	File         Addr         Bit 15         Bit 14         Bit 13         Bit 12         Bit 11	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
CTMUCON	033C	UCON 033C CTMUEN		CTMUSIDL TGEN	TGEN	I EDGEN	EDGSEQEN	IDISSEN	CTTRIG E	EDG2POL EDG2SEL1	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1POL EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT	0000
CTMUICON	033E	ITRIM5	ITRIM4	TMUICON 033E ITRIM5 ITRIM4 ITRIM3 ITRIM2 ITRIM1	ITRIM2	ITRIM1	ITRIMO	IRNG1 IRNG0	IRNG0	I	I	Ι	Ι	Ι	Ι	Ι	Ι	0000
Legend:	:n    	nimplemen	ted, read		values are	e shown in	hexadecimal.											

### PIC24FJ256GA110 FAMILY

© 2008 Microchip Technology Inc.

	All Resets	0000	0000	0000	0000	0000	0000	0000	0000	0000			All Resets	XXXX	0000	XXXX	0000		[	All Resets	0000	0000	0000	0000	0000			All Resets
					10	õ	0	10						×		X			ŀ		1.							
	Bit 0	RDSP	<b>WAITE0</b>	ADDR0					PTEN0	OB0E			Bit 0		ARPT0		CAL0			Bit 0	C10UT	CVR0	CCH0	CCH0	CCH0			Bit 0
	Bit 1	WRSP	WAITE1	ADDR1					PTEN1	OB1E			Bit 1		ARPT1		CAL1			Bit 1	C2OUT	CVR1	CCH1	CCH1	CCH1			Bit 1
	Bit 2	BEP	WAITMO	ADDR2					PTEN2	OB2E			Bit 2		ARPT2		CAL2			Bit 2	C3OUT	CVR2			-			Bit 2
	Bit 3	CS1P	WAITM1	ADDR3					PTEN3	OB3E			Bit 3		ARPT3		CAL3			Bit 3	I	CVR3		I				Bit 3
	Bit 4	CS2P	WAITM2	ADDR4					PTEN4	Ι			Bit 4		ARPT4		CAL4			Bit 4	1	CVRSS	CREF	CREF	CREF			Bit 4
	Bit 5	ALP	WAITM3	ADDR5					PTEN5				Bit 5	4	ARPT5	^	CAL5			Bit 5	I	CVRR						Bit 5
	Bit 6	CSF0	WAITB0	ADDR6	s 0 and 1)	s 2 and 3)	s 0 and 1)	s 2 and 3)	PTEN6	OBUF			Bit 6	RMPTR<1:(	ARPT6	TCPTR<1:0	CAL6			Bit 6	1	CVROE	EVPOL0	EVPOL0	EVPOL0			Bit 6
	Bit 7	CSF1	WAITB1	ADDR7	ter 1 (Buffer	ter 2 (Buffer	er 1 (Buffers	er 2 (Buffers	PTEN7	OBE			Bit 7	ased on AL	0 ARPT7	Based on R	CAL7			Bit 7	1				EVPOL1			Bit 7
	Bit 8	PTRDEN	MODE0	ADDR8	a Out Regis	a Out Regis	ta In Registe	ta In Registe	PTEN8	IB0F		۵	Bit 8	er Window B	ALRMPTR	ter Window	<b>RTCPTR0</b>			Bit 8	C1EVT			COUT	COUT			Bit 8
RAP	Bit 9	PTWREN P	MODE1 1	ADDR9 /	Parallel Port Data Out Register 1 (Buffers 0 and 1)	Parallel Port Data Out Register 2 (Buffers 2 and 3)	Parallel Port Data In Register 1 (Buffers 0 and 1)	Parallel Port Data In Register 2 (Buffers 2 and 3)	PTEN9	IB1F		ER MA	Bit 9	Alarm Value Register Window Based on ALRMPTR<1:0>	ALRMPTR1	RTCC Value Register Window Based on RTCPTR<1:0>	RTCPTR1			Bit 9	C2EVT		CEVT	CEVT	CEVT			Bit 9
EGISTEI	Bit 10	PTBEEN P	MODE16	ADDR10	Paral	Paral	Para	Para	PTEN10	IB2F	simal.	NDAR REGISTER MAP	Bit 10	Alarm V	AMASKO ALRMPTR1 ALRMPTR0	RTCC	RTCOE	ıal.		Bit 10	C3EVT				1	ecimal.		Bit 10
PORT REGISTER MAP	Bit 11	ADRMUX0 F	INCM0 N	ADDR11 /					PTEN11 F	IB3F	n in hexadecimal.	ENDAR	Bit 11		AMASK1			n hexadecimal <b>A P</b>		Bit 11			1			wn in hexad		Bit 11
LAVE P	Bit 12	ADRMUX1 AI	INCM1	ADDR12 A					PTEN12 F		es are show	ID CALI	Bit 12		AMASK2		TCSYNC F	are shown i STER M		Bit 12	1	1				les are sho		Bit 12
PARALLEL MASTER/SLAVE	Bit 13 B	PSIDL ADF	IRQM0 IN	ADDR13 AD					PTEN13 PT		= unimplemented, read as '0'. Reset values are shown	REAL-TIME CLOCK AND CALE	Bit 13		AMASK3 /		RTCWREN RTCSYNC HALFSEC	<ul> <li>= unimplemented, read as '0'. Reset values are shown in I</li> <li>COMPARATORS REGISTER MA</li> </ul>		Bit 13	I		CPOL	CPOL	CPOL	= unimplemented, read as '0'. Reset values are shown in hexadecimal	RAP	Bit 13
-EL MA	Bit 14 Bi	- F	IRQM1 IR	CS1 ADI					PTEN14 PTI	IBOV	, read as '0	IME CL	Bit 14		CHIME A		- R	read as '0'. F		Bit 14	I		COE	COE	COE	, read as '0	<b>CRC REGISTER MAP</b>	Bit 14
ARALI		N N									emented,	EAL-T	Bit 15 E		ALRMEN C		SEN	DMPA		Bit 15	CMIDL		CON	CON	CON	emented,	RC RE	Bit 15
	Ir Bit 15	0 PMPEN	2 BUSY	4 CS2		9	8	∢	C PTEN15	E IBF	= unimpl			50		24	26 RTCEN	ninu		Addr	0630 (	0632	0634	0636	0638	= unimpl		Addr B
E 3-22	Addr	0600	JE 0602	R 0604	T1	T2 0606	0608	060A	060C	- 060E	Ι	E 3-23:	Addr	L 0620	RPT 0622	0624	AL 0626	3-27	_							I	E 3-25:	
<b>TABLE 3-22</b> :	File Name	PMCON	PMMODE	PMADDR	PMDOUT1	PMDOUT2	PMDIN1	PMDIN2	PMAEN	PMSTAT	Legend:	TABLE	File Name	ALRMVAL	ALCFGRPT	RTCVAL	RCFGCAL	Legend: TABLE	i	File Name	CMSTAT	CVRCON	CM1CON	<b>CM2CON</b>	CM3CON	Legend:	TABLE	File Name

DS39905B-page 42

CRCWDAT 0646 0646 0646 0°: Reset values are shown in hexadecimal.

0000

0040

PLEN0

PLEN1 X1

PLEN2 X2

PLEN3 X3

CRCGO X4

CRCMPT X6

CRCFUL

VWORD0 X8

VWORD1 X9

VWORD2 X10

WORD3 X11

WORD4 X12

CSIDL X13

| X14

X15 |

0640 0642 0644

CRCCON CRCXOR CRCDAT

X7

X21

CRC Data Input Register

**CRC Result Register** 

TABLE (	3-26:	PERI	PHERA	PERIPHERAL PIN SELECT RE	ELECT		<b>GISTER MAP</b>	•										
File Name	Addr	Bit 15	Bit 14	Bit 13	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
<b>RPINRO</b>	0680		I	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0	I	Ι	1	I	I	I	1	1	3F00
<b>RPINR1</b>	0682	1	Ι	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0	1	Ι	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0	3F3F
<b>RPINR2</b>	0684	1	Ι	T1CKR5	T1CKR4	T1CKR3	T1CKR2	T1CKR1	T1CKR0	1	Ι	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0	3F3F
<b>RPINR3</b>	0686			T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0			T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0	3F3F
<b>RPINR4</b>	0688	Ι	Ι	<b>T5CKR5</b>	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0	Ι	Ι	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0	3F3F
<b>RPINR7</b>	068E		Ι	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0		Ι	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0	3F3F
<b>RPINR8</b>	0690		Ι	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0		Ι	IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0	3F3F
<b>RPINR9</b>	0692		Ι	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0		Ι	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0	3F3F
<b>RPINR10</b>	0694	Ι	Ι	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0	I	Ι	IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0	3F3F
<b>RPINR11</b>	9690	1	Ι	<b>OCFBR5</b>	OCFBR4	<b>OCFBR3</b>	OCFBR2	OCFBR1	OCFBR0	I	Ι	OCFAR5	OCFAR4	<b>OCFAR3</b>	OCFAR2	OCFAR1	<b>OCFAR0</b>	3F3F
<b>RPINR15</b>	069E	Ι	Ι	IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0	Ι	Ι	Ι	Ι	I	Ι	I	Ι	3F00
<b>RPINR17</b>	06A2	Ι	Ι	<b>U3RXR5</b>	U3RXR4	U3RXR3	U3RXR2	<b>U3RXR1</b>	U3RXR0	I	Ι	I	I	I	Ι	I	Ι	3F00
<b>RPINR18</b>	06A4	Ι	Ι	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0	Ι	Ι	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0	3F3F
<b>RPINR19</b>	06A6		Ι	U2CTSR5	U2CTSR4	<b>U2CTSR3</b>	U2CTSR2	U2CTSR1	U2CTSR0		Ι	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0	3F3F
<b>RPINR20</b>	06A8	Ι	Ι	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0	I	Ι	SD11R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SD11R0	3F3F
<b>RPINR21</b>	06AA	Ι	I	<b>U3CTSR5</b>	U3CTSR4	<b>U3CTSR3</b>	<b>U3CTSR2</b>	<b>U3CTSR1</b>	U3CTSR0	I	I	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0	3F3F
<b>RPINR22</b>	06AC	Ι	Ι	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0	Ι	Ι	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	<b>SDI2R0</b>	3F3F
<b>RPINR23</b>	06AE	Ι	I	I	Ι	Ι	Ι		Ι	I	Ι	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0	3F3F
<b>RPINR27</b>	06B6	1	I	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0	I		U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0	3F3F
<b>RPINR28</b>	06B8	Ι	Ι	SCK3R5	SCK3R4	<b>SCK3R3</b>	SCK3R2	SCK3R1	<b>SCK3R0</b>			SDI3R5	SDI3R4	SDI3R3	SDI3R2	SDI3R1	<b>SDI3R0</b>	003F
<b>RPINR29</b>	06BA	Ι	Ι	Ι		Ι		Ι				SS3R5	SS3R4	SS3R3	SS3R2	SS3R1	SS3R0	003F
<b>RPOR0</b>	06C0		Ι	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0		Ι	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RPORO	0000
RPOR1	06C2	Ι	Ι	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0	I	Ι	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0	0000
<b>RPOR2</b>	06C4	Ι	Ι	RP5R5 <sup>(1)</sup>	RP5R4 <sup>(1)</sup>	RP5R3 <sup>(1)</sup>	RP5R2 <sup>(1)</sup>	RP5R1 <sup>(1)</sup>	RP5R0 <sup>(1)</sup>		Ι	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0	0000
<b>RPOR3</b>	06C6	1	I	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0	I		RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	<b>RP6R0</b>	0000
RPOR4	06C8	Ι	Ι	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0	I	Ι	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0	0000
<b>RPOR5</b>	06CA		Ι	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0		Ι	RP10R5	<b>RP10R4</b>	<b>RP10R3</b>	<b>RP10R2</b>	<b>RP10R1</b>	<b>RP10R0</b>	0000
<b>RPOR6</b>	06CC	Ι	Ι	RP13R5	RP13R4		RP13R2	RP13R1	RP13R0	Ι	Ι	RP12R5	RP12R4	RP12R3	<b>RP12R2</b>	RP12R1	RP12R0	0000
<b>RPOR7</b>	06CE		Ι	(	RP15R4 <sup>(1)</sup>	(	RP15R2 <sup>(1)</sup>	RP15R1 <sup>(1)</sup>	RP15R0 <sup>(1)</sup>			RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0	0000
<b>RPOR8</b>	06D0		Ι	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0	Ι		RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	<b>RP16R0</b>	0000
<b>RPOR9</b>	06D2	Ι	Ι	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0	Ι	Ι	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0	0000
RPOR10	06D4	Ι	Ι	RP21R5	RP21R4	RP21R3	<b>RP21R2</b>	RP21R1	RP21R0			<b>RP20R5</b>	RP20R4	RP20R3	RP20R2	<b>RP20R1</b>	RP20R0	0000
RPOR11	06D6	Ι	Ι	RP23R5	RP23R4	<b>RP23R3</b>	RP23R2	RP23R1	<b>RP23R0</b>		Ι	<b>RP22R5</b>	RP22R4	RP22R3	RP22R2	<b>RP22R1</b>	RP22R0	0000
RPOR12	06D8		I	<b>RP25R5</b>	RP25R4	<b>RP25R3</b>	RP25R2	<b>RP25R1</b>	RP25R0		Ι	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0	0000
RPOR13	06DA	Ι	Ι	<b>RP27R5</b>	RP27R4	<b>RP27R3</b>	RP27R2	<b>RP27R1</b>	RP27R0			RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0	0000
RPOR14	06DC	Ι	Ι	<b>RP29R5</b>				RP29R1	RP29R0		Ι	<b>RP28R5</b>	RP28R4	<b>RP28R3</b>	RP28R2	RP28R1	<b>RP28R0</b>	0000
RPOR15	06DE	1	I	RP31R5 <sup>(2)</sup> RP31R4 <sup>(2)</sup>		RP31R3 <sup>(2)</sup>	RP31R2 <sup>(2)</sup>	RP31R1 <sup>(2)</sup>	RP31R0 <sup>(2)</sup>	I		RP30R5	<b>RP30R4</b>	<b>RP30R3</b>	<b>RP30R2</b>	RP30R1	RP30R0	0000
Legend: Note 1:	= ur. Bits are	implemen ะ unimpler	ited, read as nented in 64	— = unimplemented, read as '0'. Reset values are shown in Bits are unimplemented in 64-pin devices; read as '0'.	alues are shc read as '0'.	own in hexad	hexadecimal.											
ä	Bits are	e unimplen	nented in 64	Bits are unimplemented in 64-pin and 80-pin devices; read as '0'.	oin devices;	read as '0'.												

# ۵

DS39905B-page 43

### PIC24FJ256GA110 FAMILY

STER MAP	
SYSTEM REG	
<b>TABLE 3-27</b> :	

All Resets	Note 1	Note 2	0100	0000	0000	
Bit 0 R	POR		1	TUN0 0	-	
Bit 1	BOR	SOSCEN C	1	TUN1	Ι	
Bit 2	IDLE	CF POSCEN SOSCEN	Ι	TUN2	I	
Bit 3	-	СF	I	TUN3	I	
Bit 4	WDTO	I	I	TUN5 TUN4	I	
Bit 5 Bit 4	SWR SWDTEN WDTO SLEEP	LOCK	Ι	<b>TUN5</b>		
Bit 6	SWR	IOLOCK	Ι	Ι	Ι	
Bit 7	EXTR	NOSC2 NOSC1 NOSC0 CLKLOCK IOLOCK LOCK	Ι	I	I	
Bit 8	VREGS	NOSCO	<b>RCDIV0</b>	Ι	<b>RODIV0</b>	
Bit 9	CM	NOSC1	RCDIV1	I	ODIV3 RODIV2 RODIV1 RODIV0	
Bit 10	1	NOSC2	<b>RCDIV2</b>	Ι	<b>RODIV2</b>	n in hexadecimal.
Bit 11		1	DOZEN	—	Я	own in hex
Bit 12	I	COSCO	DOZE0	Ι	ROSSLP ROSEL	ilues are sh
Bit 13		COSC2 COSC1 COSC0	DOZE1	-	ROSSLP	0'. Reset va
Bit 14	IOPUWR	COSC2	DOZE2	-	-	d, read as '
Addr Bit 15 Bit 14 Bit 13	0740 TRAPR IOPUWR	Ι	ROI	Ι	ROEN	
Addr	0740	0742	0744	0748	074E	= uni
File Name	RCON	OSCCON 0742	CLKDIV	OSCTUN 0748	REFOCON 074E	Legend:

÷ ä Note

The Reset value of the RCON register is dependent on the type of Reset event. See Section 5.0 "Resets" for more information. The Reset value of the OSCCON register is dependent on both the type of Reset event and the device configuration. See Section 7.0 "Oscillator Configuration" for more information.

## **NVM REGISTER MAP TABLE 3-28:**

File Name	Addr	Bit 15	Bit 14	Addr   Bit 15   Bit 14   Bit 13   Bit 12	Bit 12	Bit 11	Bit 10	Bit 9	Bit 8	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	All Resets
NVMCON	MCON 0760	WR	WREN	WRERR			I	1			ERASE		I	NVMOP3	NVMOP2	NVMOP1	NVMOP0	0000(1)
NVMKEY	0766	I					I	I					NVMKE	Y<7:0>				0000
Leaend:	(un =	implemente	d. read as	— = unimplemented. read as '0'. Reset values are sh	alues are sh	nown in hexadecima	adecimal.											

Note

Reset value shown is for POR only. Value on other Reset states is dependent on the state of memory write or erase operations at the time of Reset. ÷

## **PMD REGISTER MAP TABLE 3-29:**

All Resets	0000	0000	0000	0000	0000	0000
Bit 0	ADC1MD		I	Ι	OC9MD	SPI3MD
Bit 1	1	OC2MD	I2C2MD	LVDMD		
Bit 2	I	IC4MD IC3MD IC2MD IC1MD OC8MD OC7MD OC6MD OC5MD OC4MD OC3MD OC2MD OC1MD	U3MD I2C3MD	REFOMD CTMUMD LVDMD	I	I
Bit 3	SP11MD	OC4MD	U3MD	REFOMD	I	I
Bit 4	U2MD U1MD SPI2MD SPI1MD	<b>OC5MD</b>				
Bit 5	U1MD	OC6MD	I	U4MD	I	Ι
Bit 6	UZMD	OC7MD	Ι	Ι	Ι	Ι
Bit 7	I2C1MD	OC8MD	CRCMD	Ι	I	Ι
Bit 8	I	IC1MD	DMAMA		IC9MD	
Bit 9	I	IC2MD	CMPMD RTCCMD PMPMD CRCMD	Ι	I	Ι
Bit 10	1	IC3MD	CMPMD	I	I	Ι
Bit 11	T1MD	IC4MD	I	Ι	I	Ι
Bit 12	T2MD	IC5MD	I	Ι	I	
Bit 13	T3MD	IC6MD	I	Ι	I	
Bit 14	T4MD	IC7MD	I	Ι	I	
Bit 15	T5MD	IC8MD		Ι		
Addr	0770	0772	0774	0776	0778	077A
File Name	PMD1	PMD2	PMD3	PMD4	PMD5	PMD6

— = unimplemented, read as '0'. Reset values are shown in hexadecimal. Legend:

### PIC24FJ256GA110 FAMILY

### 3.2.5 SOFTWARE STACK

In addition to its use as a working register, the W15 register in PIC24F devices is also used as a Software Stack Pointer. The pointer always points to the first available free word and grows from lower to higher addresses. It pre-decrements for stack pops and post-increments for stack pushes, as shown in Figure 3-4. Note that for a PC push during any CALL instruction, the MSB of the PC is zero-extended before the push, ensuring that the MSB is always clear.


Note:	A PC push during exception processing
	will concatenate the SRL register to the
	MSB of the PC prior to the push.

The Stack Pointer Limit Value register (SPLIM), associated with the Stack Pointer, sets an upper address boundary for the stack. SPLIM is uninitialized at Reset. As is the case for the Stack Pointer, SPLIM<0> is forced to '0' because all stack operations must be word-aligned. Whenever an EA is generated using W15 as a source or destination pointer, the resulting address is compared with the value in SPLIM. If the contents of the Stack Pointer (W15) and the SPLIM register are equal, and a push operation is performed, a stack error trap will not occur. The stack error trap will occur on a subsequent push operation. Thus, for example, if it is desirable to cause a stack error trap when the stack grows beyond address 2000h in RAM, initialize the SPLIM with the value, 1FFEh.

Similarly, a Stack Pointer underflow (stack error) trap is generated when the Stack Pointer address is found to be less than 0800h. This prevents the stack from interfering with the Special Function Register (SFR) space.

A write to the SPLIM register should not be immediately followed by an indirect read operation using W15.

FIGURE 3-4: CALL STACK FRAME



### 3.3 Interfacing Program and Data Memory Spaces

The PIC24F architecture uses a 24-bit wide program space and 16-bit wide data space. The architecture is also a modified Harvard scheme, meaning that data can also be present in the program space. To use this data successfully, it must be accessed in a way that preserves the alignment of information in both spaces.

Aside from normal execution, the PIC24F architecture provides two methods by which program space can be accessed during operation:

- Using table instructions to access individual bytes or words anywhere in the program space
- Remapping a portion of the program space into the data space (program space visibility)

Table instructions allow an application to read or write to small areas of the program memory. This makes the method ideal for accessing data tables that need to be updated from time to time. It also allows access to all bytes of the program word. The remapping method allows an application to access a large block of data on a read-only basis, which is ideal for look ups from a large table of static data. It can only access the least significant word of the program word.

### 3.3.1 ADDRESSING PROGRAM SPACE

Since the address ranges for the data and program spaces are 16 and 24 bits, respectively, a method is needed to create a 23-bit or 24-bit program address from 16-bit data registers. The solution depends on the interface method to be used.

For table operations, the 8-bit Table Memory Page Address register (TBLPAG) is used to define a 32K word region within the program space. This is concatenated with a 16-bit EA to arrive at a full 24-bit program space address. In this format, the Most Significant bit of TBLPAG is used to determine if the operation occurs in the user memory (TBLPAG<7> = 0) or the configuration memory (TBLPAG<7> = 1).

For remapping operations, the 8-bit Program Space Visibility Page Address register (PSVPAG) is used to define a 16K word page in the program space. When the Most Significant bit of the EA is '1', PSVPAG is concatenated with the lower 15 bits of the EA to form a 23-bit program space address. Unlike table operations, this limits remapping operations strictly to the user memory area.


Table 3-30 and Figure 3-5 show how the program EA is created for table operations and remapping accesses from the data EA. Here, P<23:0> refers to a program space word, whereas D<15:0> refers to a data space word.

### TABLE 3-30: PROGRAM SPACE ADDRESS CONSTRUCTION

	Access		Progra	n Space A	ddress	
Access Type	Space	<23>	<22:16>	<15>	<14:1>	<0>
Instruction Access	User	0		PC<22:1>		0
(Code Execution)			0xx xxxx x	XXX XXXX	xxxx xxx0	
TBLRD/TBLWT	User	TB	LPAG<7:0>		Data EA<15:0>	
(Byte/Word Read/Write)		02	XXX XXXX	XXX		XXX
	Configuration	TB	LPAG<7:0>		Data EA<15:0>	
		1:	XXX XXXX	XXX		XXX
Program Space Visibility	User	0	PSVPAG<7	':0>	Data EA<14	:0> <sup>(1)</sup>
(Block Remap/Read)		0	XXXX XXX	XX	XXX XXXX XXX	XX XXXX

**Note 1:** Data EA<15> is always '1' in this case, but is not used in calculating the program space address. Bit 15 of the address is PSVPAG<0>.

### FIGURE 3-5: DATA ACCESS FROM PROGRAM SPACE ADDRESS GENERATION



- **Note 1:** The LSb of program space addresses is always fixed as '0' in order to maintain word alignment of data in the program and data spaces.
  - **2:** Table operations are not required to be word-aligned. Table read operations are permitted in the configuration memory space.

### 3.3.2 DATA ACCESS FROM PROGRAM MEMORY USING TABLE INSTRUCTIONS

The TBLRDL and TBLWTL instructions offer a direct method of reading or writing the lower word of any address within the program space without going through data space. The TBLRDH and TBLWTH instructions are the only method to read or write the upper 8 bits of a program space word as data.

The PC is incremented by two for each successive 24-bit program word. This allows program memory addresses to directly map to data space addresses. Program memory can thus be regarded as two, 16-bit word-wide address spaces, residing side by side, each with the same address range. TBLRDL and TBLWTL access the space which contains the least significant data word, and TBLRDH and TBLWTH access the space which contains the upper data byte.


Two table instructions are provided to move byte or word-sized (16-bit) data to and from program space. Both function as either byte or word operations.

 TBLRDL (Table Read Low): In Word mode, it maps the lower word of the program space location (P<15:0>) to a data address (D<15:0>). In Byte mode, either the upper or lower byte of the lower program word is mapped to the lower byte of a data address. The upper byte is selected when byte select is '1'; the lower byte is selected when it is '0'. TBLRDH (Table Read High): In Word mode, it maps the entire upper word of a program address (P<23:16>) to a data address. Note that D<15:8>, the 'phantom' byte, will always be '0'. In Byte mode, it maps the upper or lower byte of the program word to D<7:0> of the data address, as above. Note that the data will always be '0' when the upper 'phantom' byte is selected (byte select = 1).

In a similar fashion, two table instructions, TBLWTH and TBLWTL, are used to write individual bytes or words to a program space address. The details of their operation are explained in **Section 4.0 "Flash Program Memory"**.

For all table operations, the area of program memory space to be accessed is determined by the Table Memory Page Address register (TBLPAG). TBLPAG covers the entire program memory space of the device, including user and configuration spaces. When TBLPAG<7> = 0, the table page is located in the user memory space. When TBLPAG<7> = 1, the page is located in configuration space.

**Note:** Only table read operations will execute in the configuration memory space, and only then, in implemented areas such as the Device ID. Table write operations are not allowed.



### FIGURE 3-6: ACCESSING PROGRAM MEMORY WITH TABLE INSTRUCTIONS

### 3.3.3 READING DATA FROM PROGRAM MEMORY USING PROGRAM SPACE VISIBILITY

The upper 32 Kbytes of data space may optionally be mapped into any 16K word page of the program space. This provides transparent access of stored constant data from the data space without the need to use special instructions (i.e., TBLRDL/H).

Program space access through the data space occurs if the Most Significant bit of the data space EA is '1', and program space visibility is enabled by setting the PSV bit in the CPU Control register (CORCON<2>). The location of the program memory space to be mapped into the data space is determined by the Program Space Visibility Page Address register (PSVPAG). This 8-bit register defines any one of 256 possible pages of 16K words in program space. In effect, PSVPAG functions as the upper 8 bits of the program memory address, with the 15 bits of the EA functioning as the lower bits. Note that by incrementing the PC by 2 for each program memory word, the lower 15 bits of data space addresses directly map to the lower 15 bits in the corresponding program space addresses.

Data reads to this area add an additional cycle to the instruction being executed, since two program memory fetches are required.

Although each data space address, 8000h and higher, maps directly into a corresponding program memory address (see Figure 3-7), only the lower 16 bits of the

24-bit program word are used to contain the data. The upper 8 bits of any program space locations used as data should be programmed with '1111 1111' or '0000 0000' to force a NOP. This prevents possible issues should the area of code ever be accidentally executed.

Note:	PSV access is temporarily disabled during
	table reads/writes.


For operations that use PSV and are executed outside a REPEAT loop, the MOV and MOV.D instructions will require one instruction cycle in addition to the specified execution time. All other instructions will require two instruction cycles in addition to the specified execution time.

For operations that use PSV which are executed inside a REPEAT loop, there will be some instances that require two instruction cycles in addition to the specified execution time of the instruction:

- · Execution in the first iteration
- · Execution in the last iteration
- Execution prior to exiting the loop due to an interrupt
- Execution upon re-entering the loop after an interrupt is serviced

Any other iteration of the REPEAT loop will allow the instruction accessing data, using PSV, to execute in a single cycle.

### FIGURE 3-7: PROGRAM SPACE VISIBILITY OPERATION



### 4.0 FLASH PROGRAM MEMORY

Note:	This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference			
	source. For more information, refer to the "PIC24F Family Reference Manual",			
	"Section 4. Program Memory" (DS39715).			

The PIC24FJ256GA110 family of devices contains internal Flash program memory for storing and executing application code. It can be programmed in four ways:

- In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>)
- Run-Time Self-Programming (RTSP)
- JTAG
- Enhanced In-Circuit Serial Programming (Enhanced ICSP)

ICSP allows a PIC24FJ256GA110 family device to be serially programmed while in the end application circuit. This is simply done with two lines for the programming clock and programming data (which are named PGECx and PGEDx, respectively), and three other lines for power (VDD), ground (Vss) and Master Clear (MCLR). This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed. RTSP is accomplished using TBLRD (table read) and TBLWT (table write) instructions. With RTSP, the user may write program memory data in blocks of 64 instructions (192 bytes) at a time, and erase program memory in blocks of 512 instructions (1536 bytes) at a time.

### 4.1 Table Instructions and Flash Programming

Regardless of the method used, all programming of Flash memory is done with the table read and table write instructions. These allow direct read and write access to the program memory space from the data memory while the device is in normal operating mode. The 24-bit target address in the program memory is formed using the TBLPAG<7:0> bits and the Effective Address (EA) from a W register specified in the table instruction, as shown in Figure 4-1.

The TBLRDL and the TBLWTL instructions are used to read or write to bits<15:0> of program memory. TBLRDL and TBLWTL can access program memory in both Word and Byte modes.

The TBLRDH and TBLWTH instructions are used to read or write to bits<23:16> of program memory. TBLRDH and TBLWTH can also access program memory in Word or Byte mode.




FIGURE 4-1: ADDRESSING FOR TABLE REGISTERS

### 4.2 RTSP Operation

The PIC24F Flash program memory array is organized into rows of 64 instructions or 192 bytes. RTSP allows the user to erase blocks of eight rows (512 instructions) at a time and to program one row at a time. It is also possible to program single words.

The 8-row erase blocks and single row write blocks are edge-aligned, from the beginning of program memory, on boundaries of 1536 bytes and 192 bytes, respectively.

When data is written to program memory using TBLWT instructions, the data is not written directly to memory. Instead, data written using table writes is stored in holding latches until the programming sequence is executed.

Any number of TBLWT instructions can be executed and a write will be successfully performed. However, 64 TBLWT instructions are required to write the full row of memory.

To ensure that no data is corrupted during a write, any unused addresses should be programmed with FFFFFFh. This is because the holding latches reset to an unknown state, so if the addresses are left in the Reset state, they may overwrite the locations on rows which were not rewritten.

The basic sequence for RTSP programming is to set up a Table Pointer, then do a series of TBLWT instructions to load the buffers. Programming is performed by setting the control bits in the NVMCON register.

Data can be loaded in any order and the holding registers can be written to multiple times before performing a write operation. Subsequent writes, however, will wipe out any previous writes.

**Note:** Writing to a location multiple times without erasing is *not* recommended.

All of the table write operations are single-word writes (2 instruction cycles), because only the buffers are written. A programming cycle is required for programming each row.

### 4.3 JTAG Operation

The PIC24F family supports JTAG programming and boundary scan. Boundary scan can improve the manufacturing process by verifying pin-to-PCB connectivity. Programming can be performed with industry standard JTAG programmers supporting Serial Vector Format (SVF).

### 4.4 Enhanced In-Circuit Serial Programming

Enhanced In-Circuit Serial Programming uses an on-board bootloader, known as the program executive, to manage the programming process. Using an SPI data frame format, the program executive can erase, program and verify program memory. For more information on Enhanced ICSP, see the device programming specification.

### 4.5 Control Registers

There are two SFRs used to read and write the program Flash memory: NVMCON and NVMKEY.

The NVMCON register (Register 4-1) controls which blocks are to be erased, which memory type is to be programmed and when the programming cycle starts.

NVMKEY is a write-only register that is used for write protection. To start a programming or erase sequence, the user must consecutively write 55h and AAh to the NVMKEY register. Refer to **Section 4.6 "Programming Operations"** for further details.

### 4.6 Programming Operations

A complete programming sequence is necessary for programming or erasing the internal Flash in RTSP mode. During a programming or erase operation, the processor stalls (waits) until the operation is finished. Setting the WR bit (NVMCON<15>) starts the operation and the WR bit is automatically cleared when the operation is finished.

R/SO-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	U-0	U-0	U-0	U-0	U-0
WR	WREN	WRERR	_	_		_	_
bit 15				• 			bit
U-0	R/W-0 <sup>(1)</sup>	U-0	U-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>
_	ERASE	—	_	NVMOP3 <sup>(2)</sup>	NVMOP2 <sup>(2)</sup>	NVMOP1 <sup>(2)</sup>	NVMOP0 <sup>(2</sup>
bit 7							bit
Legend:		SO = Set Only	/ bit				
R = Readable	bit	W = Writable I	oit	U = Unimplem	nented bit, read	l as '0'	
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 14	cleared b 0 = Program WREN: Write	oy hardware ond or erase opera Enable bit <sup>(1)</sup>	ce operation is tion is complet	e and inactive	n. The operatio	n is seit-timed	and the bit
		lash program/e ash program/era					
bit 13	1 = An impro automatio	te Sequence Er oper program cally on any set ram or erase op	or erase seq		or terminatio	n has occurr	ed (bit is s
bit 12-7		ted: Read as '0		, , , , , , , , , , , , , , , , , , ,			
bit 6	-	e/Program Ena					
				by NVMOP3:N ed by NVMOP3			
bit 5-4	Unimplemen	ted: Read as 'o	)'				
bit 3-0	<b>NVMOP3:NVMOP0:</b> NVM Operation Select bits <sup>(1,2)</sup>						
	0011 = Memo 0010 = Memo	ory word progra	m operation (E	ASE = 1) or no o ERASE = 0) or 1 ASE = 1) or no RASE = 0) or no	no operation (E operation (ER/	RASE = 1) ASE = 0)	
		ly be reset on f					
2: All	All other combinations of NVMOP3:NVMOP0 are unimplemented.						

### REGISTER 4-1: NVMCON: FLASH MEMORY CONTROL REGISTER

3: Available in ICSP<sup>™</sup> mode only. Refer to device programming specification.

### 4.6.1 PROGRAMMING ALGORITHM FOR FLASH PROGRAM MEMORY

The user can program one row of Flash program memory at a time. To do this, it is necessary to erase the 8-row erase block containing the desired row. The general process is:

- 1. Read eight rows of program memory (512 instructions) and store in data RAM.
- 2. Update the program data in RAM with the desired new data.
- 3. Erase the block (see Example 4-1):
  - a) Set the NVMOP bits (NVMCON<3:0>) to '0010' to configure for block erase. Set the ERASE (NVMCON<6>) and WREN (NVMCON<14>) bits.
  - b) Write the starting address of the block to be erased into the TBLPAG and W registers.
  - c) Write 55h to NVMKEY.
  - d) Write AAh to NVMKEY.
  - e) Set the WR bit (NVMCON<15>). The erase cycle begins and the CPU stalls for the duration of the erase cycle. When the erase is done, the WR bit is cleared automatically.

- 4. Write the first 64 instructions from data RAM into the program memory buffers (see Example 4-1).
- 5. Write the program block to Flash memory:
  - a) Set the NVMOP bits to '0001' to configure for row programming. Clear the ERASE bit and set the WREN bit.
  - b) Write 55h to NVMKEY.
  - c) Write AAh to NVMKEY.
  - d) Set the WR bit. The programming cycle begins and the CPU stalls for the duration of the write cycle. When the write to Flash memory is done, the WR bit is cleared automatically.
- 6. Repeat steps 4 and 5, using the next available 64 instructions from the block in data RAM by incrementing the value in TBLPAG, until all 512 instructions are written back to Flash memory.

For protection against accidental operations, the write initiate sequence for NVMKEY must be used to allow any erase or program operation to proceed. After the programming command has been executed, the user must wait for the programming time until programming is complete. The two instructions following the start of the programming sequence should be NOPS, as shown in Example 4-3.

### EXAMPLE 4-1: ERASING A PROGRAM MEMORY BLOCK

; Set up NVMCON for block erase operation	
MOV #0x4042, W0	;
MOV W0, NVMCON	; Initialize NVMCON
; Init pointer to row to be ERASED	
MOV #tblpage(PROG_ADDR), W0	;
MOV W0, TBLPAG	; Initialize PM Page Boundary SFR
MOV #tbloffset(PROG_ADDR), W0	; Initialize in-page EA[15:0] pointer
TBLWTL W0, [W0]	; Set base address of erase block
DISI #5	; Block all interrupts with priority <7
	; for next 5 instructions
MOV #0x55, W0	
MOV W0, NVMKEY	; Write the 55 key
MOV #0xAA, W1	;
MOV W1, NVMKEY	; Write the AA key
BSET NVMCON, #WR	; Start the erase sequence
NOP	; Insert two NOPs after the erase
NOP	; command is asserted

### EXAMPLE 4-2: LOADING THE WRITE BUFFERS

;	Set up NVMCON	for row programming operation	tions
	MOV	#0x4001, W0	i
	MOV	W0, NVMCON	; Initialize NVMCON
;	Set up a point	er to the first program me	emory location to be written
;	program memory	selected, and writes enal	bled
	MOV	#0x0000, W0	;
	MOV	W0, TBLPAG	; Initialize PM Page Boundary SFR
	MOV	#0x6000, W0	; An example program memory address
;	Perform the TB	LWT instructions to write	the latches
;	Oth_program_wo	ord	
	MOV	#LOW_WORD_0, W2	;
	MOV	#HIGH_BYTE_0, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	lst_program_wc	ord	
	MOV	#LOW_WORD_1, W2	;
	MOV	#HIGH_BYTE_1, W3	;
	TBLWTL	W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
;	2nd_program_w		
	MOV	#LOW_WORD_2, W2	;
	MOV	#HIGH_BYTE_2, W3	;
		W2, [W0]	; Write PM low word into program latch
	TBLWTH	W3, [W0++]	; Write PM high byte into program latch
	•		
	•		
	•	1	
;	63rd_program_w MOV		
		#LOW_WORD_31, W2	
	MOV	#HIGH_BYTE_31, W3	/
	TBLWTL	W2, [W0] W3, [W0]	; Write PM low word into program latch ; Write PM high byte into program latch
	TDTMIU	WO, [WO]	, write im nigh byte into program fatch

### EXAMPLE 4-3: INITIATING A PROGRAMMING SEQUENCE

DISI	#5	; Block all interrupts with priority <7
		; for next 5 instructions
MOV	#0x55, W0	
MOV	W0, NVMKEY	; Write the 55 key
MOV	#0xAA, W1	;
MOV	W1, NVMKEY	; Write the AA key
BSET	NVMCON, #WR	; Start the erase sequence
BTSC	NVMCON, #15	; and wait for it to be
BRA	\$-2	; completed

### 4.6.2 PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

If a Flash location has been erased, it can be programmed using table write instructions to write an instruction word (24-bit) into the write latch. The TBLPAG register is loaded with the 8 Most Significant Bytes of the Flash address. The TBLWTL and TBLWTH instructions write the desired data into the write latches and specify the lower 16 bits of the program memory address to write to. To configure the NVMCON register for a word write, set the NVMOP bits (NVMCON<3:0>) to '0011'. The write is performed by executing the unlock sequence and setting the WR bit (see Example 4-4).

### EXAMPLE 4-4: PROGRAMMING A SINGLE WORD OF FLASH PROGRAM MEMORY

; Setup a p	pointer to data Program Memory	
MOV	<pre>#tblpage(PROG_ADDR), W0</pre>	;
MOV	W0, TBLPAG	;Initialize PM Page Boundary SFR
MOV	<pre>#tbloffset(PROG_ADDR), W0</pre>	;Initialize a register with program memory address
MOV	#LOW_WORD_N, W2	;
MOV	#HIGH_BYTE_N, W3	;
TBLWTL	W2, [W0]	; Write PM low word into program latch
TBLWTH	W3, [W0++]	; Write PM high byte into program latch
; Setup NVI	MCON for programming one word t	o data Program Memory
MOV	#0x4003, W0	;
MOV	W0, NVMCON	; Set NVMOP bits to 0011
DISI	#5	; Disable interrupts while the KEY sequence is written
MOV	#0x55, W0	; Write the key sequence
MOV	W0, NVMKEY	
MOV	#0xAA, W0	
MOV	W0, NVMKEY	
BSET	NVMCON, #WR	; Start the write cycle
1		

### 5.0 RESETS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 7. Reset" (DS39712).

The Reset module combines all Reset sources and controls the device Master Reset Signal, SYSRST. The following is a list of device Reset sources:

- · POR: Power-on Reset
- MCLR: Pin Reset
- SWR: RESET Instruction
- WDT: Watchdog Timer Reset
- · BOR: Brown-out Reset
- CM: Configuration Mismatch Reset
- TRAPR: Trap Conflict Reset
- · IOPUWR: Illegal Opcode Reset
- UWR: Uninitialized W Register Reset

A simplified block diagram of the Reset module is shown in Figure 5-1.


Any active source of Reset will make the SYSRST signal active. Many registers associated with the CPU and peripherals are forced to a known Reset state. Most registers are unaffected by a Reset; their status is unknown on POR and unchanged by all other Resets.


Note: Refer to the specific peripheral or CPU section of this manual for register Reset states.

All types of device Reset will set a corresponding status bit in the RCON register to indicate the type of Reset (see Register 5-1). A Power-on Reset will clear all bits except for the BOR and POR bits (RCON<1:0>) which are set. The user may set or clear any bit at any time during code execution. The RCON bits only serve as status bits. Setting a particular Reset status bit in software will not cause a device Reset to occur.

The RCON register also has other bits associated with the Watchdog Timer and device power-saving states. The function of these bits is discussed in other sections of this manual.

Note: The status bits in the RCON register should be cleared after they are read so that the next RCON register value after a device Reset will be meaningful.





R/W-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
TRAPF	R IOPUWR		_	_		CM	VREGS
bit 15							bit
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1	R/W-1
EXTR	SWR	SWDTEN <sup>(2)</sup>	WDTO	SLEEP	IDLE	BOR	POR
bit 7	·	•			•	•	bit
Legend:							
R = Read		W = Writable	oit		nented bit, read	d as '0'	
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkı	nown
bit 15	1 = A Trap C	o Reset Flag bit onflict Reset ha onflict Reset ha	s occurred	t			
bit 14	1 = An illega Pointer c	l opcode detecti aused a Reset	on, an illegal a	V Access Reset address mode o eset has not occ	r uninitialized V	V register used	as an Addres
bit 13-10	-	ited: Read as '0					
bit 9	-	ation Word Mis		Flag bit			
	1 = A Configu	uration Word Mi	smatch Reset	0	ed		
bit 8	•	age Regulator S					
		r remains active					
	-	r goes to standb		p			
bit 7	1 = A Master	nal Reset (MCL Clear (pin) Res Clear (pin) Res	et has occurr				
bit 6		are Reset (Instru					
	-	instruction has instruction has					
bit 5	1 = WDT is e	<ul> <li>0 = A RESET instruction has not been executed</li> <li>SWDTEN: Software Enable/Disable of WDT bit<sup>(2)</sup></li> <li>1 = WDT is enabled</li> <li>0 = WDT is disabled</li> </ul>					
bit 4	1 = WDT time	hdog Timer Tim e-out has occurr e-out has not oc	red				
bit 3		e From Sleep F					
		as been in Slee	•				
	0 = Device ha	as not been in S	leep mode				
bit 2	1 = Device ha	IDLE: Wake-up From Idle Flag bit 1 = Device has been in Idle mode 0 = Device has not been in Idle mode					
bit 1	<b>BOR:</b> Brown- 1 = A Brown-	out Reset Flag out Reset has c	bit occurred. Note	e that BOR is als	so set after a P	ower-on Reset	t.
hit O		out Reset has r					
bit 0	1 = A Power-	on Reset Flag I up Reset has o up Reset has n	ccurred				
Note 1:	All of the Reset st cause a device R	-	e set or cleare	ed in software. S	Setting one of th	iese bits in soft	ware does no
2:	If the FWDTEN C	he FWDTEN Configuration bit is '1' (unprogrammed), the WDT is always enabled, regardless of the					

### REGISTER 5-1: RCON: RESET CONTROL REGISTER<sup>(1)</sup>

Flag Bit	Setting Event	Clearing Event
TRAPR (RCON<15>)	Trap Conflict Event	POR
IOPUWR (RCON<14>)	Illegal Opcode or Uninitialized W Register Access	POR
CM (RCON<9>)	Configuration Mismatch Reset	POR
EXTR (RCON<7>)	MCLR Reset	POR
SWR (RCON<6>)	RESET Instruction	POR
WDTO (RCON<4>)	WDT Time-out	PWRSAV Instruction, POR
SLEEP (RCON<3>)	PWRSAV #SLEEP Instruction	POR
IDLE (RCON<2>)	PWRSAV #IDLE Instruction	POR
BOR (RCON<1>)	POR, BOR	
POR (RCON<0>)	POR	_

### TABLE 5-1: RESET FLAG BIT OPERATION

Note: All Reset flag bits may be set or cleared by the user software.

### 5.1 Clock Source Selection at Reset

If clock switching is enabled, the system clock source at device Reset is chosen as shown in Table 5-2. If clock switching is disabled, the system clock source is always selected according to the oscillator Configuration bits. Refer to **Section 7.0 "Oscillator Configuration"** for further details.

### TABLE 5-2: OSCILLATOR SELECTION vs. TYPE OF RESET (CLOCK SWITCHING ENABLED)

Reset Type	Clock Source Determinant
POR	FNOSC Configuration bits
BOR	(CW2<10:8>)
MCLR	COSC Control bits
WDTO	(OSCCON<14:12>)
SWR	

### 5.2 Device Reset Times

The Reset times for various types of device Reset are summarized in Table 5-3. Note that the system Reset signal, SYSRST, is released after the POR and PWRT delay times expire.

The time at which the device actually begins to execute code will also depend on the system oscillator delays, which include the Oscillator Start-up Timer (OST) and the PLL lock time. The OST and PLL lock times occur in parallel with the applicable SYSRST delay times.

The FSCM delay determines the time at which the FSCM begins to monitor the system clock source after the SYSRST signal is released.

Clock Source	SYSRST Delay	System Clock Delay	FSCM Delay	Notes		
EC, FRC, FRCDIV, LPRC	TPOR + TSTARTUP + TRST	_	_	1, 2, 3		
ECPLL, FRCPLL	TPOR + TSTARTUP + TRST	ТLОСК	TFSCM	1, 2, 3, 5, 6		
XT, HS, SOSC	TPOR + TSTARTUP + TRST	Tost	TFSCM	1, 2, 3, 4, 6		
XTPLL, HSPLL	TPOR + TSTARTUP + TRST	TOST + TLOCK	TFSCM	1, 2, 3, 4, 5, 6		
EC, FRC, FRCDIV, LPRC	Tstartup + Trst	_	_	2, 3		
ECPLL, FRCPLL	Tstartup + Trst	TLOCK	TFSCM	2, 3, 5, 6		
XT, HS, SOSC	TSTARTUP + TRST	Tost	TFSCM	2, 3, 4, 6		
XTPLL, HSPLL	TSTARTUP + TRST	TOST + TLOCK	TFSCM	2, 3, 4, 5, 6		
Any Clock	Trst	_	_	3		
Any Clock	Trst	_		3		
Any clock	Trst	_	_	3		
Any Clock	Trst	_	_	3		
Any Clock	Trst	_	_	3		
Any Clock	Trst		—	3		
	EC, FRC, FRCDIV, LPRC ECPLL, FRCPLL XT, HS, SOSC XTPLL, HSPLL EC, FRC, FRCDIV, LPRC ECPLL, FRCPLL XT, HS, SOSC XTPLL, HSPLL Any Clock Any Clock Any Clock Any Clock Any Clock	EC, FRC, FRCDIV, LPRCTPOR + TSTARTUP + TRSTECPLL, FRCPLLTPOR + TSTARTUP + TRSTXT, HS, SOSCTPOR + TSTARTUP + TRSTXTPLL, HSPLLTPOR + TSTARTUP + TRSTEC, FRC, FRCDIV, LPRCTSTARTUP + TRSTECPLL, FRCPLLTSTARTUP + TRSTXTPLL, HSPLLTSTARTUP + TRSTXT, HS, SOSCTSTARTUP + TRSTXTPLL, HSPLLTSTARTUP + TRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRSTAny ClockTRST	Clock SourceSYSKST DelayDelayEC, FRC, FRCDIV, LPRCTPOR + TSTARTUP + TRST—ECPLL, FRCPLLTPOR + TSTARTUP + TRSTTLOCKXT, HS, SOSCTPOR + TSTARTUP + TRSTTOSTXTPLL, HSPLLTPOR + TSTARTUP + TRSTTOST + TLOCKEC, FRC, FRCDIV, LPRCTSTARTUP + TRST—ECPLL, FRCPLLTSTARTUP + TRSTTLOCKXT, HS, SOSCTSTARTUP + TRSTTLOCKXT, HS, SOSCTSTARTUP + TRSTTOSTXTPLL, HSPLLTSTARTUP + TRSTTOSTXTPLL, HSPLLTSTARTUP + TRSTTOSTAny ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—Any ClockTRST—	Clock SourceSYSRST DelayDelayDelayEC, FRC, FRCDIV, LPRCTPOR + TSTARTUP + TRST——ECPLL, FRCPLLTPOR + TSTARTUP + TRSTTLOCKTFSCMXT, HS, SOSCTPOR + TSTARTUP + TRSTTOSTTFSCMXTPLL, HSPLLTPOR + TSTARTUP + TRSTTOST + TLOCKTFSCMEC, FRC, FRCDIV, LPRCTSTARTUP + TRSTTOST + TLOCKTFSCMKT, HS, SOSCTSTARTUP + TRSTTLOCKTFSCMXT, HS, SOSCTSTARTUP + TRSTTOSTTFSCMXT, HS, SOSCTSTARTUP + TRSTTOSTTFSCMXT, HS, SOSCTSTARTUP + TRSTTOSTTFSCMXTPLL, HSPLLTSTARTUP + TRSTTOST + TLOCKTFSCMAny ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST——Any ClockTRST——		

### TABLE 5-3: RESET DELAY TIMES FOR VARIOUS DEVICE RESETS

**Note 1:** TPOR = Power-on Reset delay (10  $\mu$ s nominal).

**2:** TSTARTUP = TVREG (10 μs nominal) if on-chip regulator is enabled or TPWRT (64 ms nominal) if on-chip regulator is disabled.

**3:** TRST = Internal state Reset time (32  $\mu$ s nominal).

**4:** TOST = Oscillator Start-up Timer. A 10-bit counter counts 1024 oscillator periods before releasing the oscillator clock to the system.

**5:** TLOCK = PLL lock time.

**6:** TFSCM = Fail-Safe Clock Monitor delay (100  $\mu$ s nominal).

### 5.2.1 POR AND LONG OSCILLATOR START-UP TIMES

The oscillator start-up circuitry and its associated delay timers are not linked to the device Reset delays that occur at power-up. Some crystal circuits (especially low-frequency crystals) will have a relatively long start-up time. Therefore, one or more of the following conditions is possible after SYSRST is released:

- The oscillator circuit has not begun to oscillate.
- The Oscillator Start-up Timer has not expired (if a crystal oscillator is used).
- The PLL has not achieved a lock (if PLL is used).

The device will not begin to execute code until a valid clock source has been released to the system. Therefore, the oscillator and PLL start-up delays must be considered when the Reset delay time must be known.

### 5.2.2 FAIL-SAFE CLOCK MONITOR (FSCM) AND DEVICE RESETS

If the FSCM is enabled, it will begin to monitor the system clock source when SYSRST is released. If a valid clock source is not available at this time, the device will automatically switch to the FRC oscillator and the user can switch to the desired crystal oscillator in the Trap Service Routine.

### 5.2.2.1 FSCM Delay for Crystal and PLL Clock Sources

When the system clock source is provided by a crystal oscillator and/or the PLL, a small delay, TFSCM, will automatically be inserted after the POR and PWRT delay times. The FSCM will not begin to monitor the system clock source until this delay expires. The FSCM delay time is nominally 100  $\mu$ s and provides additional time for the oscillator and/or PLL to stabilize. In most cases, the FSCM delay will prevent an oscillator failure trap at a device Reset when the PWRT is disabled.

### 5.3 Special Function Register Reset States

Most of the Special Function Registers (SFRs) associated with the PIC24F CPU and peripherals are reset to a particular value at a device Reset. The SFRs are grouped by their peripheral or CPU function and their Reset values are specified in each section of this manual.

The Reset value for each SFR does not depend on the type of Reset, with the exception of four registers. The Reset value for the Reset Control register, RCON, will depend on the type of device Reset. The Reset value for the Oscillator Control register, OSCCON, will depend on the type of Reset and the programmed values of the FNOSC bits in Flash Configuration Word 2 (CW2) (see Table 5-2). The RCFGCAL and NVMCON registers are only affected by a POR.

NOTES:

### 6.0 INTERRUPT CONTROLLER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 8. Interrupts" (DS39707).

The PIC24F interrupt controller reduces the numerous peripheral interrupt request signals to a single interrupt request signal to the PIC24F CPU. It has the following features:

- Up to 8 processor exceptions and software traps
- 7 user-selectable priority levels
- Interrupt Vector Table (IVT) with up to 118 vectors
- A unique vector for each interrupt or exception source
- Fixed priority within a specified user priority level
- Alternate Interrupt Vector Table (AIVT) for debug support
- Fixed interrupt entry and return latencies

### 6.1 Interrupt Vector Table

The Interrupt Vector Table (IVT) is shown in Figure 6-1. The IVT resides in program memory, starting at location 000004h. The IVT contains 126 vectors, consisting of 8 non-maskable trap vectors, plus up to 118 sources of interrupt. In general, each interrupt source has its own vector. Each interrupt vector contains a 24-bit wide address. The value programmed into each interrupt vector location is the starting address of the associated Interrupt Service Routine (ISR).

Interrupt vectors are prioritized in terms of their natural priority; this is linked to their position in the vector table. All other things being equal, lower addresses have a higher natural priority. For example, the interrupt associated with vector 0 will take priority over interrupts at any other vector address.

PIC24FJ256GA110 family devices implement non-maskable traps and unique interrupts. These are summarized in Table 6-1 and Table 6-2.

### 6.1.1 ALTERNATE INTERRUPT VECTOR TABLE

The Alternate Interrupt Vector Table (AIVT) is located after the IVT, as shown in Figure 6-1. Access to the AIVT is provided by the ALTIVT control bit (INTCON2<15>). If the ALTIVT bit is set, all interrupt and exception processes will use the alternate vectors instead of the default vectors. The alternate vectors are organized in the same manner as the default vectors.

The AIVT supports emulation and debugging efforts by providing a means to switch between an application and a support environment without requiring the interrupt vectors to be reprogrammed. This feature also enables switching between applications for evaluation of different software algorithms at run time. If the AIVT is not needed, the AIVT should be programmed with the same addresses used in the IVT.

### 6.2 Reset Sequence

A device Reset is not a true exception because the interrupt controller is not involved in the Reset process. The PIC24F devices clear their registers in response to a Reset which forces the PC to zero. The micro-controller then begins program execution at location 000000h. The user programs a GOTO instruction at the Reset address, which redirects program execution to the appropriate start-up routine.

Note: Any unimplemented or unused vector locations in the IVT and AIVT should be programmed with the address of a default interrupt handler routine that contains a RESET instruction.



1	Reset – GOTO Instruction	000000h	
	Reset – GOTO Address	000002h	
	Reserved	000004h	
	Oscillator Fail Trap Vector		
	Address Error Trap Vector	_	
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		
	Reserved		_
	Interrupt Vector 0	000014h	
	Interrupt Vector 1		
≥	Interrupt Vector 52	00007Ch	Interrupt Vector Table (IVT) <sup>(1)</sup>
Decreasing Natural Order Priority	Interrupt Vector 53	00007Eh	
Pri	Interrupt Vector 54	000080h	
er			
Drd			
		_	
nus	Interrupt Vector 116	0000FCh	
lat	Interrupt Vector 117	0000FEh	
۵ ۵	Reserved	000100h	
sin	Reserved	000102h	
ea	Reserved		
eci	Oscillator Fail Trap Vector		
	Address Error Trap Vector	_	
	Stack Error Trap Vector		
	Math Error Trap Vector		
	Reserved		
	Reserved		7
	Reserved	_	
	Interrupt Vector 0	000114h	
	Interrupt Vector 1	4	
	—	4	
	—	4	(4)
			Alternate Interrupt Vector Table (AIVT) <sup>(1)</sup>
	Interrupt Vector 52	00017Ch	
	Interrupt Vector 53	00017Eh	
	Interrupt Vector 54	000180h	
			<u> </u>
L	Interrupt Vector 116	_	
V	Interrupt Vector 117	0001FEh	
	Start of Code	000200h	

### TABLE 6-1: TRAP VECTOR DETAILS

Vector Number	IVT Address	AIVT Address	Trap Source
0	000004h	000104h	Reserved
1	000006h	000106h	Oscillator Failure
2	000008h	000108h	Address Error
3	00000Ah	00010Ah	Stack Error
4	00000Ch	00010Ch	Math Error
5	00000Eh	00010Eh	Reserved
6	000010h	000110h	Reserved
7	000012h	0001172h	Reserved

Interrupt Source	Vector	IVT Address	AIVT	Inte	errupt Bit Locat	ions
interrupt Source	Number	IVI Address	Address	Flag	Enable	Priority
ADC1 Conversion Done	13	00002Eh	00012Eh	IFS0<13>	IEC0<13>	IPC3<6:4>
Comparator Event	18	000038h	000138h	IFS1<2>	IEC1<2>	IPC4<10:8>
CRC Generator	67	00009Ah	00019Ah	IFS4<3>	IEC4<3>	IPC16<14:12>
CTMU Event	77	0000AEh	0001AEh	IFS4<13>	IEC4<13>	IPC19<6:4>
External Interrupt 0	0	000014h	000114h	IFS0<0>	IEC0<0>	IPC0<2:0>
External Interrupt 1	20	00003Ch	00013Ch	IFS1<4>	IEC1<4>	IPC5<2:0>
External Interrupt 2	29	00004Eh	00014Eh	IFS1<13>	IEC1<13>	IPC7<6:4>
External Interrupt 3	53	00007Eh	00017Eh	IFS3<5>	IEC3<5>	IPC13<6:4>
External Interrupt 4	54	000080h	000180h	IFS3<6>	IEC3<6>	IPC13<10:8>
I2C1 Master Event	17	000036h	000136h	IFS1<1>	IEC1<1>	IPC4<6:4>
I2C1 Slave Event	16	000034h	000134h	IFS1<0>	IEC1<0>	IPC4<2:0>
I2C2 Master Event	50	000078h	000178h	IFS3<2>	IEC3<2>	IPC12<10:8>
I2C2 Slave Event	49	000076h	000176h	IFS3<1>	IEC3<1>	IPC12<6:4>
I2C3 Master Event	85	0000BEh	0001BEh	IFS5<5>	IEC5<5>	IPC21<6:4>
I2C3 Slave Event	84	0000BCh	0001BCh	IFS5<4>	IEC5<4>	IPC21<2:0>
Input Capture 1	1	000016h	000116h	IFS0<1>	IEC0<1>	IPC0<6:4>
Input Capture 2	5	00001Eh	00011Eh	IFS0<5>	IEC0<5>	IPC1<6:4>
Input Capture 3	37	00005Eh	00015Eh	IFS2<5>	IEC2<5>	IPC9<6:4>
Input Capture 4	38	000060h	000160h	IFS2<6>	IEC2<6>	IPC9<10:8>
Input Capture 5	39	000062h	000162h	IFS2<7>	IEC2<7>	IPC9<14:12>
Input Capture 6	40	000064h	000164h	IFS2<8>	IEC2<8>	IPC10<2:0>
Input Capture 7	22	000040h	000140h	IFS1<6>	IEC1<6>	IPC5<10:8>
Input Capture 8	23	000042h	000142h	IFS1<7>	IEC1<7>	IPC5<14:12>
Input Capture 9	93	0000CEh	0001CEh	IFS5<13>	IEC5<13>	IPC23<6:4>
Input Change Notification	19	00003Ah	00013Ah	IFS1<3>	IEC1<3>	IPC4<14:12>
LVD Low-Voltage Detect	72	0000A4h	0001A4h	IFS4<8>	IEC4<8>	IPC18<2:0>
Output Compare 1	2	000018h	000118h	IFS0<2>	IEC0<2>	IPC0<10:8>
Output Compare 2	6	000020h	000120h	IFS0<6>	IEC0<6>	IPC1<10:8>
Output Compare 3	25	000046h	000146h	IFS1<9>	IEC1<9>	IPC6<6:4>
Output Compare 4	26	000048h	000148h	IFS1<10>	IEC1<10>	IPC6<10:8>
Output Compare 5	41	000066h	000166h	IFS2<9>	IEC2<9>	IPC10<6:4>
Output Compare 6	42	000068h	000168h	IFS2<10>	IEC2<10>	IPC10<10:8>
Output Compare 7	43	00006Ah	00016Ah	IFS2<11>	IEC2<11>	IPC10<14:12>
Output Compare 8	44	00006Ch	00016Ch	IFS2<12>	IEC2<12>	IPC11<2:0>
Output Compare 9	92	0000CCh	0001CCh	IFS5<12>	IEC5<12>	IPC23<2:0>
Parallel Master Port	45	00006Eh	00016Eh	IFS2<13>	IEC2<13>	IPC11<6:4>
Real-Time Clock/Calendar	62	000090h	000190h	IFS3<14>	IEC3<14>	IPC15<10:8>
SPI1 Error	9	000026h	000126h	IFS0<9>	IEC0<9>	IPC2<6:4>
SPI1 Event	10	000028h	000128h	IFS0<10>	IEC0<10>	IPC2<10:8>
SPI2 Error	32	000054h	000154h	IFS2<0>	IEC2<0>	IPC8<2:0>
SPI2 Event	33	000056h	000156h	IFS2<1>	IEC2<1>	IPC8<6:4>
SPI3 Error	90	0000C8h	0001C8h	IFS5<10>	IEC5<10>	IPC22<10:8>
SPI3 Event	91	0000CAh	0001CAh	IFS5<11>	IEC5<11>	IPC22<14:12>

<b>TABLE 6-2</b> :	IMPLEMENTED INTERRUPT VECTORS
--------------------	-------------------------------

	1			Interrupt Bit Locations			
Interrupt Source	Vector	IVT Address	AIVT	Inte	Trupt Bit Locat	ions	
	Number		Address	Flag	Enable	Priority	
Timer1	3	00001Ah	00011Ah	IFS0<3>	IEC0<3>	IPC0<14:12>	
Timer2	7	000022h	000122h	IFS0<7>	IEC0<7>	IPC1<14:12>	
Timer3	8	000024h	000124h	IFS0<8>	IEC0<8>	IPC2<2:0>	
Timer4	27	00004Ah	00014Ah	IFS1<11>	IEC1<11>	IPC6<14:12>	
Timer5	28	00004Ch	00014Ch	IFS1<12>	IEC1<12>	IPC7<2:0>	
UART1 Error	65	000096h	000196h	IFS4<1>	IEC4<1>	IPC16<6:4>	
UART1 Receiver	11	00002Ah	00012Ah	IFS0<11>	IEC0<11>	IPC2<14:12>	
UART1 Transmitter	12	00002Ch	00012Ch	IFS0<12>	IEC0<12>	IPC3<2:0>	
UART2 Error	66	000098h	000198h	IFS4<2>	IEC4<2>	IPC16<10:8>	
UART2 Receiver	30	000050h	000150h	IFS1<14>	IEC1<14>	IPC7<10:8>	
UART2 Transmitter	31	000052h	000152h	IFS1<15>	IEC1<15>	IPC7<14:12>	
UART3 Error	81	0000B6h	0001B6h	IFS5<1>	IEC5<1>	IPC20<6:4>	
UART3 Receiver	82	0000B8h	0001B8h	IFS5<2>	IEC5<2>	IPC20<10:8>	
UART3 Transmitter	83	0000BAh	0001BAh	IFS5<3>	IEC5<3>	IPC20<14:12>	
UART4 Error	87	0000C2h	0001C2h	IFS5<7>	IEC5<7>	IPC21<14:12>	
UART4 Receiver	88	0000C4h	0001C4h	IFS5<8>	IEC5<8>	IPC22<2:0>	
UART4 Transmitter	89	0000C6h	0001C6h	IFS5<9>	IEC5<9>	IPC22<6:4>	

### TABLE 6-2: IMPLEMENTED INTERRUPT VECTORS (CONTINUED)

### 6.3 Interrupt Control and Status Registers

The PIC24FJ256GA110 family of devices implements a total of 36 registers for the interrupt controller:

- INTCON1
- INTCON2
- IFS0 through IFS5
- IEC0 through IEC5
- IPC0 through IPC23 (except IPC14 and IPC17)

Global interrupt control functions are controlled from INTCON1 and INTCON2. INTCON1 contains the Interrupt Nesting Disable (NSTDIS) bit, as well as the control and status flags for the processor trap sources. The INTCON2 register controls the external interrupt request signal behavior and the use of the Alternate Interrupt Vector Table.

The IFSx registers maintain all of the interrupt request flags. Each source of interrupt has a status bit which is set by the respective peripherals, or an external signal, and is cleared via software.

The IECx registers maintain all of the interrupt enable bits. These control bits are used to individually enable interrupts from the peripherals or external signals.

The IPCx registers are used to set the interrupt priority level for each source of interrupt. Each user interrupt source can be assigned to one of eight priority levels. The interrupt sources are assigned to the IFSx, IECx and IPCx registers in the order of their vector numbers, as shown in Table 6-2. For example, the INT0 (External Interrupt 0) is shown as having a vector number and a natural order priority of 0. Thus, the INT0IF status bit is found in IFS0<0>, the INT0IE enable bit in IEC0<0> and the INT0IP<2:0> priority bits in the first position of IPC0 (IPC0<2:0>).

Although they are not specifically part of the interrupt control hardware, two of the CPU control registers contain bits that control interrupt functionality. The ALU STATUS register (SR) contains the IPL2:IPL0 bits (SR<7:5>). These indicate the current CPU interrupt priority level. The user may change the current CPU priority level by writing to the IPL bits.

The CORCON register contains the IPL3 bit, which together with IPL2:IPL0, indicates the current CPU priority level. IPL3 is a read-only bit so that trap events cannot be masked by the user software.

All interrupt registers are described in Register 6-1 through Register 6-38, in the following pages.

### REGISTER 6-1: SR: ALU STATUS REGISTER (IN CPU)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	R-0
—	—	—	_	_	—	—	DC <sup>(1)</sup>
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-0	R/W-0	R/W-0	R/W-0	R/W-0
IPL2 <sup>(2,3)</sup>	IPL1 <sup>(2,3)</sup>	IPL0 <sup>(2,3)</sup>	RA <sup>(1)</sup>	N <sup>(1)</sup>	0V <sup>(1)</sup>	Z <sup>(1)</sup>	C <sup>(1)</sup>
bit 7							bit 0

Legend:				
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 7-5 **IPL2:IPL0:** CPU Interrupt Priority Level Status bits<sup>(2,3)</sup> 111 = CPU interrupt priority level is 7 (15). User interrupts disabled. 110 = CPU interrupt priority level is 6 (14) 101 = CPU interrupt priority level is 5 (13) 100 = CPU interrupt priority level is 4 (12) 011 = CPU interrupt priority level is 3 (11) 010 = CPU interrupt priority level is 2 (10)

- 001 = CPU interrupt priority level is 1 (9)
- 000 = CPU interrupt priority level is 0 (8)
- **Note 1:** See Register 2-1 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
  - **2:** The IPL bits are concatenated with the IPL3 bit (CORCON<3>) to form the CPU interrupt priority level. The value in parentheses indicates the interrupt priority level if IPL3 = 1.
  - 3: The IPL Status bits are read-only when NSTDIS (INTCON1<15>) = 1.

### REGISTER 6-2: CORCON: CPU CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	R/C-0	R/W-0	U-0	U-0
—	—	—	_	IPL3 <sup>(2)</sup>	PSV <sup>(1)</sup>	—	—
bit 7							bit 0
Legend:		C = Clearable	bit				
R = Readable	bit	W = Writable	bit	U = Unimplemented bit, read as '0'			
-n = Value at P	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 3 IPL3: CPU Interrupt Priority Level Status bit<sup>(2)</sup> 1 = CPU interrupt priority level is greater than 7

 $\ensuremath{\textsc{0}}$  = CPU interrupt priority level is 7 or less

- **Note 1:** See Register 2-2 for the description of the remaining bit(s) that are not dedicated to interrupt control functions.
  - 2: The IPL3 bit is concatenated with the IPL2:IPL0 bits (SR<7:5>) to form the CPU interrupt priority level.

LOIDIEN								
R/W-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
NSTDIS	_	—	_	—	—	—	—	
bit 15							bit 8	
U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	
	—	—	MATHERR	ADDRERR	STKERR	OSCFAIL	—	
bit 7							bit C	
Logondi								
Legend: R = Readabl	e bit	W = Writable	bit	U = Unimplem	ented bit. read	d as '0'		
-n = Value at POR '1' = Bit is set				'0' = Bit is clea		x = Bit is unknown		
bit 14-5	<ul> <li>1 = Interrupt r</li> <li>0 = Interrupt r</li> <li>Unimplement</li> </ul>	nesting is enab	bled					
bit 4	MATHERR: A 1 = Overflow 1 0 = Overflow 1	trap has occui		:				
bit 3	ADDRERR: A 1 = Address e 0 = Address e	error trap has o						
bit 2	STKERR: Sta 1 = Stack erro 0 = Stack erro	or trap has occ	curred					
bit 1	1 = Oscillator	failure trap ha	e Trap Status bit is occurred					
	0 = Oscillator	failure trap ha	is not occurred					

### REGISTER 6-3: INTCON1: INTERRUPT CONTROL REGISTER 1

R/W-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0			
ALTIVT	DISI	—		—	—	—	—			
bit 15							bit 8			
U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0			
_	—	—	—	—	INT2EP	INT1EP	INT0EP			
bit 7					·		bit 0			
Legend:										
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	ALTIVT: Enable Alternate Interrupt Vector Table bit									
		nate Interrupt V lard (default) ve								
bit 14		struction Status								
		ruction is active								
	0 = DISI inst	ruction is not a	ctive							
bit 13-3	Unimplement	ted: Read as '	)'							
bit 2	INT2EP: Exte	rnal Interrupt 2	Edge Detect F	Polarity Select	bit					
		on negative edg								
	•	on positive edge								
bit 1		rnal Interrupt 1		Polarity Select	bit					
		on negative edg on positive edge								
bit 0		rnal Interrupt 0		Polarity Select	bit					
		on negative edg		-						
	0 = Interrupt c	on positive edge	e							

### REGISTER 6-4: INTCON2: INTERRUPT CONTROL REGISTER 2

REGISTER	6-5: IFS0:	INTERRUP	FLAG STAT	US REGISTE	ER 0				
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
—		AD1IF	U1TXIF	U1RXIF	SPI1IF	SPF1IF	T3IF		
bit 15							bit 8		
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0		
T2IF	OC2IF	IC2IF		T1IF	OC1IF	IC1IF	INTOIF		
bit 7	00211	10211			00111	10111	bit		
Legend:									
R = Readab		W = Writable		•	nented bit, read				
-n = Value a	IT POR	'1' = Bit is se	[	'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15-14	Unimplemen	ted: Read as	0'						
bit 13	-			t Flag Status bil	t				
		equest has oc		0					
	0 = Interrupt r	equest has no	t occurred						
bit 12			r Interrupt Flag	Status bit					
		request has oc							
		request has no							
bit 11			nterrupt Flag S	tatus bit					
		request has oc request has no							
bit 10	•	•	t Flag Status b	it					
		request has oc	•	it.					
		request has no							
bit 9	SPF1IF: SPI1 Fault Interrupt Flag Status bit								
	1 = Interrupt r	equest has oc	curred						
	0 = Interrupt r	request has no	t occurred						
bit 8		Interrupt Flag							
		request has oc							
=	-	request has no							
bit 7		Interrupt Flag							
		request has oc request has no							
bit 6	-	-		pt Flag Status b	hit				
bit o		request has oc		prindy oldida i					
		request has no							
bit 5	IC2IF: Input C	Capture Chann	el 2 Interrupt F	lag Status bit					
		request has oc							
	-	request has no							
bit 4	•	ted: Read as							
bit 3		Interrupt Flag							
		request has oc							
hit 0	•	request has no		nt Flag Status	-:+				
bit 2		request has oc		pt Flag Status b	DIL				
		request has no							
bit 1	-	-	el 1 Interrupt F	lag Status bit					
	-	request has oc							
		request has no							
bit 0	INT0IF: Exter	nal Interrupt 0	Flag Status bit						
		request has oc							
	0 = Interrupt r	request has no	t occurred						

### REGISTER 6-5: IFS0: INTERRUPT FLAG STATUS REGISTER 0

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
U2TXIF	U2RXIF	INT2IF	T5IF	T4IF	OC4IF	OC3IF	—
oit 15							bit 8
	DAM 0	11.0				DAM 0	
R/W-0 IC8IF	R/W-0 IC7IF	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
bit 7	IC/IF		INT1IF	CNIF	CMIF	MI2C1IF	SI2C1IF bit (
<b>Legend:</b> R = Readab	le hit	W = Writable I	t	II – I Inimplen	nented bit, rea	d as '0'	
-n = Value a		'1' = Bit is set	Л	'0' = Bit is clea		x = Bit is unkn	own
					areu		IOWIT
bit 15	1 = Interrupt i	RT2 Transmitter request has occ request has not	urred	Status bit			
bit 14	U2RXIF: UAF 1 = Interrupt I	RT2 Receiver In request has occ	terrupt Flag Si urred	tatus bit			
bit 13	INT2IF: Exter	nal Interrupt 2 F equest has occ equest has not	-lag Status bit urred				
bit 12	1 = Interrupt i	Interrupt Flag S equest has occ equest has not	urred				
bit 11	1 = Interrupt i	Interrupt Flag S equest has occ equest has not	urred				
bit 10	1 = Interrupt i	ut Compare Cha request has occ request has not	urred	pt Flag Status I	bit		
bit 9	1 = Interrupt i	ut Compare Cha request has occ request has not	urred	pt Flag Status I	bit		
bit 8	Unimplemen	ted: Read as 'o	3				
bit 7	1 = Interrupt i	Capture Channe request has occ request has not	urred	lag Status bit			
bit 6	1 = Interrupt I	Capture Channe request has occ request has not	urred	lag Status bit			
bit 5	Unimplemen	ted: Read as '0	3				
bit 4	1 = Interrupt i	nal Interrupt 1 F equest has occ equest has not	urred				
bit 3	<b>CNIF:</b> Input C 1 = Interrupt i	Change Notificat request has occ request has not	ion Interrupt F urred	lag Status bit			
bit 2	CMIF: Compa 1 = Interrupt i	arator Interrupt l equest has occ equest has not	Flag Status bit urred				
bit 1	<b>MI2C1IF:</b> Ma 1 = Interrupt i	ster I2C1 Event request has occ request has not	Interrupt Flag urred	Status bit			
bit 0	SI2C1IF: Slav 1 = Interrupt i	request has not request has occ request has not	nterrupt Flag S urred	Status bit			

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
—	_	PMPIF	OC8IF	OC7IF	OC6IF	OC5IF	IC6IF				
bit 15							bit 8				
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0				
IC5IF	IC4IF	IC3IF	_			SPI2IF	SPF2IF				
bit 7	10 11	10011				01 1211	bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'					
-n = Value a		'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown				
							-				
bit 15-14	Unimpleme	nted: Read as '	0'								
bit 13	PMPIF: Para	allel Master Port	Interrupt Flag	Status bit							
	•	request has oc request has no									
bit 12	OC8IF: Outp	out Compare Ch	annel 8 Interru	pt Flag Status	bit						
		request has oc request has no									
bit 11		out Compare Ch		pt Flag Status	bit						
	1 = Interrupt	request has oc request has no	curred								
bit 10	•	out Compare Ch		pt Flag Status	bit						
	•	request has oc request has no									
bit 9	OC5IF: Outp	out Compare Ch	annel 5 Interru	pt Flag Status	bit						
		request has oc request has no									
bit 8	IC6IF: Input	IC6IF: Input Capture Channel 6 Interrupt Flag Status bit									
		request has oc request has no									
bit 7	IC5IF: Input	Capture Chann	el 5 Interrupt F	lag Status bit							
		request has oc request has no									
bit 6	IC4IF: Input	Capture Chann	el 4 Interrupt F	lag Status bit							
	•	request has oc request has no									
bit 5	-	Capture Chann		lag Status bit							
		request has oc									
	•	request has no									
bit 4-2	-	nted: Read as '		:4							
bit 1		2 Event Interrup	-	IT							
		request has oc request has no									
bit 0	-	2 Fault Interrup		it							
	1 = Interrupt	request has oc	curred								
	0 = Interrupt	request has no	t occurred								

### REGISTER 6-7: IFS2: INTERRUPT FLAG STATUS REGISTER 2

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	RTCIF	—	_	_		—	_			
oit 15							bit 8			
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0			
_	INT4IF	INT3IF	_		MI2C2IF	SI2C2IF				
bit 7							bit C			
Legend:										
R = Reada		W = Writable t	Dit	•	mented bit, rea					
-n = Value	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkno	own			
L:1 4 F			,							
bit 15	-	nted: Read as 'C								
bit 14		<b>RTCIF:</b> Real-Time Clock/Calendar Interrupt Flag Status bit 1 = Interrupt request has occurred								
		request has occ request has not								
bit 13-7	-	nted: Read as '0								
bit 6	INT4IF: External Interrupt 4 Flag Status bit									
	1 = Interrupt request has occurred									
	0 = Interrupt request has not occurred									
bit 5		rnal Interrupt 3 F		t						
		request has occ								
	-	request has not								
bit 4-3	-	nted: Read as '0								
bit 2		aster I2C2 Event		g Status bit						
		request has occ								
L:1. A		request has not								
bit 1		ive I2C2 Event Ir		Status dit						
		request has occ request has not								
bit 0	-	-								
	Unimplemented: Read as '0'									

#### REGISTER 6-8: IFS3: INTERRUPT FLAG STATUS REGISTER 3

U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0			
_	—	CTMUIF	_	_	_	—	LVDIF			
bit 15							bit 8			
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0			
	—			CRCIF	U2ERIF	U1ERIF				
bit 7							bit (			
Logondu										
Legend: R = Readabl	le bit	W = Writable b	i+	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown						
-n = Value at		'1' = Bit is set	it.							
	IFOR	I – Dit is set			areu		0001			
bit 15-14	Unimplemen	ited: Read as '0'								
bit 13	-	MU Interrupt Flag								
	1 = Interrupt request has occurred									
		request has not o								
bit 12-9	Unimplemen	ted: Read as '0'								
bit 8	LVDIF: Low-Voltage Detect Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 7-4	•	ited: Read as '0'								
bit 3	•	Generator Interr		us bit						
		request has occu								
	0 = Interrupt	request has not o	occurred							
bit 2	U2ERIF: UA	RT2 Error Interru	pt Flag Statu	s bit						
		request has occu								
	0 = Interrupt request has not occurred									
			nt Flan Statu	e hit						
bit 1	U1ERIF: UA			5 DIL						
bit 1	1 = Interrupt	RI1 Error Interru request has occu request has not o	urred	5 Dit						

#### REGISTER 6-9: IFS4: INTERRUPT FLAG STATUS REGISTER 4

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
—	_	IC9IF	OC9IF	SPI3IF	SPF3IF	U4TXIF	U4RXIF			
bit 15							bit			
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0			
U4ERIF		MI2C3IF	SI2C3IF	U3TXIF	U3RXIF	U3ERIF	_			
pit 7		MIZCON	0120011	COTIXI	Coroan	OOLINI	bit			
_egend:										
R = Readable	bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'				
-n = Value at l		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
				- Dit io olo						
oit 15-14	Unimpleme	ented: Read as '	)'							
bit 13	IC9IF: Input	Capture Channe	el 9 Interrupt Fl	lag Status bit						
		t request has occ t request has not								
oit 12		put Compare Ch		ot Flag Status I	oit					
	1 = Interrup	t request has occ	curred	prindy claide.						
pit 11		t request has not 3 Event Interrupt		t						
	1 = Interrupt request has occurred									
		t request has not								
oit 10		PI3 Fault Interrup	•	t						
	1 = Interrupt request has occurred 0 = Interrupt request has not occurred									
		-								
bit 9	<b>U4TXIF:</b> UART4 Transmitter Interrupt Flag Status bit 1 = Interrupt request has occurred									
	•	t request has not								
bit 8	U4RXIF: UART4 Receiver Interrupt Flag Status bit									
	1 = Interrupt request has occurred									
	-	t request has not								
bit 7	U4ERIF: UART4 Error Interrupt Flag Status bit									
	<ul> <li>1 = Interrupt request has occurred</li> <li>0 = Interrupt request has not occurred</li> </ul>									
bit 6	-	ented: Read as '								
bit 5	-	aster I2C3 Even		Status bit						
		t request has occ								
	0 = Interrup	t request has not	occurred							
bit 4	SI2C3IF: SI	ave I2C3 Event I	nterrupt Flag S	Status bit						
		t request has occ								
L:1 0	•	t request has not		Otatus hit						
bit 3		RT3 Transmitter t request has occ		Status bit						
		t request has not								
bit 2		ART3 Receiver Ir		atus bit						
	1 = Interrup	t request has occ	curred							
	-	t request has not								
bit 1		ART3 Error Interr		s bit						
		t request has occ								
	$\cap = Intorrup$	t request has not	occurred							

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_		AD1IE	U1TXIE	U1RXIE	SPI1IE	SPF1IE	T3IE
bit 15							bit 8
R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0
T2IE	OC2IE	IC2IE	_	T1IE	OC1IE	IC1IE	INTOIE
bit 7							bit (
Lonondi							
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimplem	nented bit, read	1 as 'N'	
-n = Value a		(1) = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
bit 15-14	•	ted: Read as '					
bit 13	1 = Interrupt	Conversion Cor request enable request not ena	d	t Enable bit			
bit 12	<b>U1TXIE:</b> UAF	RT1 Transmitter request enable request not ena	<sup>-</sup> Interrupt Enal d	ole bit			
bit 11	<b>U1RXIE:</b> UAF	RT1 Receiver li request enable request not ena	nterrupt Enable d	e bit			
bit 10	<b>SPI1IE:</b> SPI1 1 = Interrupt	Transfer Comprequest not enable request enable request not enable	olete Interrupt   d	Enable bit			
bit 9	<b>SPF1IE:</b> SPI	1 Fault Interrup request enable request not ena	t Enable bit d				
bit 8	<b>T3IE:</b> Timer3 1 = Interrupt	Interrupt Enab request enable request not ena	le bit d				
bit 7	<b>T2IE:</b> Timer2 1 = Interrupt	Interrupt Enab request enable request not ena	le bit d				
bit 6	<b>OC2IE:</b> Output 1 = Interrupt	ut Compare Ch request enable request not ena	annel 2 Interru d	pt Enable bit			
bit 5	IC2IE: Input ( 1 = Interrupt )	Capture Chann request enable request not ena	el 2 Interrupt E d	nable bit			
bit 4		ted: Read as '					
bit 3	<b>T1IE:</b> Timer1	Interrupt Enab request enable request not ena	le bit d				
bit 2	1 = Interrupt	ut Compare Ch request enable request not ena	d	pt Enable bit			
bit 1	IC1IE: Input ( 1 = Interrupt )	Capture Chann request enable request not ena	el 1 Interrupt E d	nable bit			
bit 0	1 = Interrupt	rnal Interrupt 0 request enable request not ena	d				

#### REGISTER 6-11: IEC0: INTERRUPT ENABLE CONTROL REGISTER 0

U-0

bit 8

bit 0

#### **REGISTER 6-12:** IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 INT2IE<sup>(1)</sup> T4IE **U2TXIE U2RXIE** T5IE OC4IE OC3IE bit 15 R/W-0 R/W-0 U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 INT1IE<sup>(1)</sup> IC8IE IC7IE CNIE SI2C1IE CMIE MI2C1IE \_\_\_\_ bit 7 Legend: R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown bit 15 **U2TXIE:** UART2 Transmitter Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 14 **U2RXIE:** UART2 Receiver Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled INT2IE: External Interrupt 2 Enable bit<sup>(1)</sup> bit 13 1 = Interrupt request enabled 0 = Interrupt request not enabled **T5IE:** Timer5 Interrupt Enable bit bit 12 1 = Interrupt request enabled 0 = Interrupt request not enabled T4IE: Timer4 Interrupt Enable bit bit 11 1 = Interrupt request enabled 0 = Interrupt request not enabled OC4IE: Output Compare Channel 4 Interrupt Enable bit bit 10 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 9 OC3IE: Output Compare Channel 3 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled bit 8 Unimplemented: Read as '0' bit 7 IC8IE: Input Capture Channel 8 Interrupt Enable bit 1 = Interrupt request enabled 0 = Interrupt request not enabled

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See Section 9.4 "Peripheral Pin Select" for more information.

IC7IE: Input Capture Channel 7 Interrupt Enable bit

**CNIE:** Input Change Notification Interrupt Enable bit

1 = Interrupt request enabled 0 = Interrupt request not enabled

Unimplemented: Read as '0'

1 = Interrupt request enabled 0 = Interrupt request not enabled

1 = Interrupt request enabled 0 = Interrupt request not enabled **CMIE:** Comparator Interrupt Enable bit

1 = Interrupt request enabled 0 = Interrupt request not enabled

INT1IE: External Interrupt 1 Enable bit<sup>(1)</sup>

© 2008 Microchip Technology Inc.

bit 6

bit 5

bit 4

bit 3

bit 2

#### REGISTER 6-12: IEC1: INTERRUPT ENABLE CONTROL REGISTER 1 (CONTINUED)

bit 1	MI2C1IE: Master I2C1 Event Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled
bit 0	SI2C1IE: Slave I2C1 Event Interrupt Enable bit
	1 = Interrupt request enabled
	0 = Interrupt request not enabled

**Note 1:** If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See **Section 9.4 "Peripheral Pin Select"** for more information.

#### REGISTER 6-13: IEC2: INTERRUPT ENABLE CONTROL REGISTER 2

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
	_	PMPIE	OC8IE	OC7IE	OC6IE	OC5IE	IC6IE			
bit 15			•	1	•		bit 8			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
IC5IE	IC4IE	IC3IE	—	—	—	SPI2IE	SPF2IE			
bit 7							bit (			
Legend:										
R = Readable	e hit	W = Writable	bit	LI = Unimplen	nented bit, rea	d as '0'				
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr				
	TOR				areu					
bit 15-14	Unimpleme	ented: Read as '	o'							
bit 13	PMPIE: Par	allel Master Port	Interrupt Enat	ole bit						
		t request enabled t request not ena								
bit 12	OC8IE: Output Compare Channel 8 Interrupt Enable bit									
	1 = Interrupt request enabled									
	•	t request not ena								
bit 11		put Compare Ch		ipt Enable bit						
		t request enabled t request not ena								
bit 10	•	put Compare Ch		ıpt Enable bit						
		t request enabled t request not ena								
bit 9	OC5IE: Output Compare Channel 5 Interrupt Enable bit									
	•	t request enabled t request not ena								
bit 8	IC6IE: Input Capture Channel 6 Interrupt Enable bit									
	<ul> <li>1 = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ul>									
bit 7	<b>IC5IE:</b> Input Capture Channel 5 Interrupt Enable bit									
	1 = Interrup	t request enable	d							
bit 6	<ul> <li>0 = Interrupt request not enabled</li> <li>IC4IE: Input Capture Channel 4 Interrupt Enable bit</li> </ul>									
		t request enabled								
	0 = Interrup	t request not ena	bled							
bit 5	IC3IE: Input	t Capture Channe	el 3 Interrupt E	nable bit						
	•	t request enabled t request not ena								
bit 4-2	-	ented: Read as '								
	-	2 Event Interrup								
bit 1	<b>J_</b> . <b>J</b> . <b></b> . <b>J</b> . <b></b>	u								
bit 1	1 = Interrup	t request enable	d							
bit 1		t request enabled t request not ena								
bit 1 bit 0	0 = Interrup		bled							

U-0	R/W-0	U-0	U-0	U-0	U-0	U-0	U-0			
_	RTCIE	—	_	_	—	_	_			
oit 15				•	•		bit			
U-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0	U-0			
_	INT4IE <sup>(1)</sup>	INT3IE <sup>(1)</sup>	_		MI2C2IE	SI2C2IE	_			
bit 7							bit (			
Legend:										
R = Readab		W = Writable b	bit	•	ented bit, read as '0' red x = Bit is unknown					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared					
bit 15	•	ted: Read as '0								
bit 14		Time Clock/Cal	•	t Enable bit						
		request enabled								
bit 13-7	-	request not enal ted: Read as '0								
	•									
bit 6	INT4IE: External Interrupt 4 Enable bit <sup>(1)</sup> 1 = Interrupt request enabled									
	0 = Interrupt request not enabled									
bit 5	INT3IE: Exter	nal Interrupt 3 E	Enable bit <sup>(1)</sup>							
	•	equest enabled								
	•	request not enal								
bit 4-3	Unimplemen	ted: Read as '0	,							
bit 2	MI2C2IE: Mas	ster I2C2 Event	Interrupt Enal	ble bit						
		equest enabled								
		request not enal								
bit 1		ve I2C2 Event Ir	•	e bit						
		request enabled request not enal								
bit 0	•	ted: Read as '0								
	••••••••••••••••									

#### REGISTER 6-14: IEC3: INTERRUPT ENABLE CONTROL REGISTER 3

Note 1: If an external interrupt is enabled, the interrupt input must also be configured to an available RPn or RPIn pin. See Section 9.4 "Peripheral Pin Select" for more information.

#### REGISTER 6-15: IEC4: INTERRUPT ENABLE CONTROL REGISTER 4

		-									
U-0	U-0	R/W-0	U-0	U-0	U-0	U-0	R/W-0				
_	—	CTMUIE		—	—	—	LVDIE				
bit 15							bit 8				
U-0	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	U-0				
_	—	—		CRCIE	U2ERIE	U1ERIE					
bit 7							bit (				
Logondy											
Legend: R = Readat	ole hit	W = Writable I	nit	II – Unimplen	nented bit, read	d as 'O'					
-n = Value a		'1' = Bit is set	Л	'0' = Bit is clea		x = Bit is unkn	0000				
		I – DILIS SEL			areu		OWIT				
bit 15-14	Unimplemen	nted: Read as '0	3								
bit 13	-	MU Interrupt En									
bit 10		1 = Interrupt request enabled									
		request not ena									
bit 12-9	Unimplemen	nted: Read as 'o	,								
bit 8	LVDIE: Low-Voltage Detect Interrupt Enable bit										
	1 = Interrupt request enabled										
	0 = Interrupt request not enabled										
bit 7-4	-	nted: Read as '0									
bit 3		Generator Inter	•	bit							
	1 = Interrupt request enabled										
bit 2		<ul> <li>0 = Interrupt request not enabled</li> <li>U2ERIE: UART2 Error Interrupt Enable bit</li> </ul>									
		request enabled	•								
		request not ena									
bit 1	U1ERIE: UA	RT1 Error Interr	upt Enable bit								
	1 = Interrupt	request enabled	l								
	-	request not ena									
bit 0	Unimplemen	nted: Read as '0	,								

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
_		IC9IE	OC9IE	SPI3IE	SPF3IE	U4TXIE	U4RXIE				
bit 15							bit 8				
R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0				
U4ERIE	_	MI2C3IE	SI2C3IE	U3TXIE	U3RXIE	U3ERIE	_				
bit 7		IIIZOOIL	0120012	COTAL	COLOUE	U U U U U U U U U U U U U U U U U U U	bit (				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown				
bit 15-14	Unimplemer	nted: Read as '	)'								
bit 13	-	Capture Channe		nable bit							
	1 = Interrupt	request enable	t								
bit 12	•	request not ena out Compare Ch		pt Enable bit							
	1 = Interrupt	request enable	Ł	•							
L:1 11		request not ena									
bit 11	SPI3IE: SPI3 Event Interrupt Enable bit 1 = Interrupt request enabled										
		request not ena									
bit 10	•	3 Fault Interrup									
		1 = Interrupt request enabled									
	0 = Interrupt request not enabled										
bit 9		RT4 Transmitter	•	ble bit							
		request enabled request not ena									
bit 8	-	RT4 Receiver Ir		e bit							
	1 = Interrupt request enabled										
	-	request not ena									
bit 7	U4ERIE: UART4 Error Interrupt Enable bit										
	<ol> <li>I = Interrupt request enabled</li> <li>0 = Interrupt request not enabled</li> </ol>										
bit 6	-	nted: Read as '									
bit 5	-	aster I2C3 Even		ble bit							
	1 = Interrupt	request enable	, t								
	•	request not ena									
bit 4		ve I2C3 Event I	-	e bit							
	•	request enabled request not ena									
bit 3	•	RT3 Transmitter		ble bit							
	1 = Interrupt	request enable	t								
	•	request not ena									
bit 2		RT3 Receiver Ir		e bit							
	•	request enabled request not ena									
bit 1	•	RT3 Error Interr									
	1 = Interrupt	request enable	t l								
		request not ena									
bit 0	Ilnimalamar	nted: Read as '	י'								

#### REGISTER 6-16: IEC5: INTERRUPT ENABLE CONTROL REGISTER 5

#### REGISTER 6-17: IPC0: INTERRUPT PRIORITY CONTROL REGISTER 0

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	T1IP2	T1IP1	T1IP0	_	OC1IP2	OC1IP1	OC1IP0			
bit 15					•		bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
—	IC1IP2	IC1IP1	IC1IP0	—	INT0IP2	INT0IP1	INT0IP0			
bit 7							bit			
Legend:										
R = Readab	le bit	W = Writable b	oit	U = Unimplen	nented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimplomor	nted: Read as '0	<b>,</b> ,							
bit 14-12	-									
	<b>T1IP2:T1IP0:</b> Timer1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	• 001 <b>– Interr</b>	pt is priority 1								
		ipt source is disa	abled							
bit 11	Unimplemented: Read as '0'									
bit 10-8	•	OC1IP2:OC1IP0: Output Compare Channel 1 Interrupt Priority bits								
	111 = Interrupt is priority 7 (highest priority interrupt)									
	• 001 = Interrupt is priority 1									
	000 = Interrupt source is disabled									
bit 7	Unimplemer	nted: Read as '0	)'							
bit 6-4	IC1IP2:IC1IP	0: Input Capture	e Channel 1 I	nterrupt Priority	bits					
	111 = Interru	IC1IP2:IC1IP0: Input Capture Channel 1 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)								
	•									
	•									
	001 = Interru	pt is priority 1								
		pt source is disa	abled							
bit 3	Unimplemer	nted: Read as 'o	)'							
bit 2-0	INT0IP2:INT	0IP0: External Ir	nterrupt 0 Prie	ority bits						
	111 = Interru	ıpt is priority 7 (h	nighest priorit	y interrupt)						
	•									
	•									
	• • 001 = Interru	ıpt is priority 1								

REGISTER							DANC			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	T2IP2	T2IP1	T2IP0	—	OC2IP2	OC2IP1	OC2IP0			
bit 15							bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
_	IC2IP2	IC2IP1	IC2IP0	—	—					
bit 7		·				·	bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, read	l as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown			
bit 15	Unimplemer	nted: Read as '	D <b>'</b>							
bit 14-12	T2IP2:T2IP0	: Timer2 Interru	pt Priority bits							
	111 = Interru	pt is priority 7 (	highest priority	y interrupt)						
	•									
	•									
	001 <b>= Interr</b>	pt is priority 1								
		ipt source is dis	abled							
bit 11	Unimplemer	nted: Read as '	D'							
bit 10-8	OC2IP2:OC2IP0: Output Compare Channel 2 Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	• 001 = Interrupt is priority 1									
		ipt source is dis	abled							
bit 7		• •ted: Read as '								
bit 6-4	-	<b>0:</b> Input Captur		nterrupt Priority	/ bits					
		ipt is priority 7 (			Sito					
	•			,						
	•									
	•	int in priority 4								
		ipt is priority 1 ipt source is dis	abled							
bit 3-0		nted: Read as '								
	Cimplemen	iteu. iteau as	U C							

#### REGISTER 6-18: IPC1: INTERRUPT PRIORITY CONTROL REGISTER 1

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
—	U1RXIP2	U1RXIP1	U1RXIP0		SPI1IP2	SPI1IP1	SPI1IP0						
bit 15							bit 8						
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0						
_	SPF1IP2	SPF1IP1	SPF1IP0	—	T3IP2	T3IP1	T3IP0						
bit 7							bit						
Legend:													
R = Readab	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'							
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle	eared	x = Bit is unkr	nown						
bit 15	•	ted: Read as '											
bit 14-12		RXIP0: UART1			ts								
	111 = Interru	pt is priority 7 (I	highest priority	interrupt)									
	•												
	•												
					001 = Interrupt is priority 1								
	000 = Interru	pt source is dis											
bit 11	000 = Interru												
bit 11 bit 10-8	000 = Interru Unimplemen SPI1IP2:SPI1	ted: Read as '( <b>1P0:</b> SPI1 Even	o' nt Interrupt Prie	•									
	000 = Interru Unimplemen SPI1IP2:SPI1	ot source is dis ted: Read as '(	o' nt Interrupt Prie	•									
	000 = Interru Unimplemen SPI1IP2:SPI1	ted: Read as '( <b>1P0:</b> SPI1 Even	o' nt Interrupt Prie	•									
	000 = Interru Unimplemen SPI1IP2:SPI1	ted: Read as '( <b>1P0:</b> SPI1 Even	o' nt Interrupt Prie	•									
	000 = Interru Unimplemen SPI1IP2:SPI1	ot source is dis ted: Read as 'd I <b>P0:</b> SPI1 Even ot is priority 7 (h	o' nt Interrupt Prie	•									
	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup • • • 001 = Interrup	ot source is dis ted: Read as 'd I <b>P0:</b> SPI1 Even ot is priority 7 (h	o' nt Interrupt Prio highest priority	•									
bit 10-8	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup	pt source is dis ted: Read as '( I <b>P0:</b> SPI1 Even pt is priority 7 (h pt is priority 1	<sub>D</sub> ' nt Interrupt Prio highest priority abled	•									
	000 = Interru Unimplemen SPI1IP2:SPI1 111 = Interru • • • 001 = Interru 000 = Interru Unimplemen	pt source is dis ted: Read as '( IP0: SPI1 Even pt is priority 7 (h pt is priority 1 pt source is dis	ט' nt Interrupt Prio highest priority abled ט'	interrupt)									
bit 10-8	000 = Interru Unimplemen SPI1IP2:SPI1 111 = Interru • • 001 = Interru 000 = Interru Unimplemen SPF1IP2:SPF	ted: Read as '( IPO: SPI1 Even ot is priority 7 (H pt is priority 1 pt source is dis ted: Read as '(	י nt Interrupt Prio highest priority abled ט' ult Interrupt Pr	interrupt)									
bit 10-8	000 = Interru Unimplemen SPI1IP2:SPI1 111 = Interru • • 001 = Interru 000 = Interru Unimplemen SPF1IP2:SPF	ted: Read as '( IPO: SPI1 Even of is priority 7 (f pt is priority 1 of source is disc ted: Read as '( FIIPO: SPI1 Fa	י nt Interrupt Prio highest priority abled ט' ult Interrupt Pr	interrupt)									
bit 10-8	000 = Interru Unimplemen SPI1IP2:SPI1 111 = Interru • • 001 = Interru 000 = Interru Unimplemen SPF1IP2:SPF	ted: Read as '( IPO: SPI1 Even of is priority 7 (f pt is priority 1 of source is disc ted: Read as '( FIIPO: SPI1 Fa	י nt Interrupt Prio highest priority abled ט' ult Interrupt Pr	interrupt)									
bit 10-8	000 = Interruj Unimplemen SPI1IP2:SPI1 111 = Interruj 001 = Interruj 000 = Interruj Unimplemen SPF1IP2:SPF 111 = Interruj	ted: Read as '( IIP0: SPI1 Even of is priority 7 (f pt is priority 1 pt source is dis ted: Read as '( F1IP0: SPI1 Fa pt is priority 7 (f	י nt Interrupt Prio highest priority abled ט' ult Interrupt Pr	interrupt)									
bit 10-8	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen SPF1IP2:SPF 111 = Interrup 001 = Interrup	ted: Read as '( IIP0: SPI1 Even of is priority 7 (f pt is priority 1 pt source is dis ted: Read as '( F1IP0: SPI1 Fa pt is priority 7 (f	י nt Interrupt Prid highest priority abled י ult Interrupt Pr highest priority	interrupt)									
bit 10-8 bit 7 bit 6-4	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen SPF1IP2:SPF 111 = Interrup 001 = Interrup 000 = Interrup	ted: Read as '( IIP0: SPI1 Even pt is priority 7 (h pt is priority 1 pt source is dis ted: Read as '( F1IP0: SPI1 Fa pt is priority 7 (h	<sup>D'</sup> nt Interrupt Pri highest priority abled D' ult Interrupt Pr highest priority abled	interrupt)									
bit 10-8 bit 7 bit 6-4 bit 3	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen SPF1IP2:SPF 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen	pt source is dis ted: Read as '( IP0: SPI1 Even pt is priority 7 (h pt is priority 1 pt source is dis ted: Read as '( F1IP0: SPI1 Fa pt is priority 7 (h pt is priority 1 pt source is dis	D' nt Interrupt Prio highest priority abled D' ult Interrupt Pr highest priority abled	interrupt)									
bit 10-8 bit 7 bit 6-4 bit 3	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup 001 = Interrup Unimplemen SPF1IP2:SPF 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen T3IP2:T3IP0:	ted: Read as '( IIP0: SPI1 Even of is priority 7 (f pt is priority 7 (f tsource is dis ted: Read as '( FIIP0: SPI1 Fa of is priority 7 (f pt is priority 7 (f pt is priority 1 pt source is dis ted: Read as '(	D' nt Interrupt Prin highest priority abled D' ult Interrupt Pr highest priority abled D' pt Priority bits	interrupt) iority bits interrupt)									
bit 10-8	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup 001 = Interrup Unimplemen SPF1IP2:SPF 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen T3IP2:T3IP0:	ted: Read as '( IIP0: SPI1 Even of is priority 7 (h pt is priority 7 (h tsource is dis ted: Read as '( FIIP0: SPI1 Fa pt is priority 7 (h pt is priority 7 (h pt is priority 1 pt source is dis ted: Read as '( Timer3 Interru	D' nt Interrupt Prin highest priority abled D' ult Interrupt Pr highest priority abled D' pt Priority bits	interrupt) iority bits interrupt)									
bit 10-8 bit 7 bit 6-4 bit 3	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup 001 = Interrup Unimplemen SPF1IP2:SPF 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen T3IP2:T3IP0:	ted: Read as '( IIP0: SPI1 Even of is priority 7 (h pt is priority 7 (h tsource is dis ted: Read as '( FIIP0: SPI1 Fa pt is priority 7 (h pt is priority 7 (h pt is priority 1 pt source is dis ted: Read as '( Timer3 Interru	D' nt Interrupt Prin highest priority abled D' ult Interrupt Pr highest priority abled D' pt Priority bits	interrupt) iority bits interrupt)									
bit 10-8 bit 7 bit 6-4 bit 3	000 = Interrup Unimplemen SPI1IP2:SPI1 111 = Interrup 001 = Interrup Unimplemen SPF1IP2:SPF 111 = Interrup 001 = Interrup 000 = Interrup Unimplemen T3IP2:T3IP0:	pt source is dis ted: Read as '( IP0: SPI1 Even pt is priority 7 (h pt is priority 1 pt source is dis ted: Read as '( FIIP0: SPI1 Fa pt is priority 7 (h pt is priority 1 pt source is dis ted: Read as '( Timer3 Interru pt is priority 7 (h	D' nt Interrupt Prin highest priority abled D' ult Interrupt Pr highest priority abled D' pt Priority bits	interrupt) iority bits interrupt)									

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
		_		_	<u> </u>	_	_
bit 15							bit 8
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	AD1IP2	AD1IP1	AD1IP0		U1TXIP2	U1TXIP1	U1TXIP0
bit 7							bit 0
<u> </u>							
Legend:	1.1.9		1.11				
R = Readab		W = Writable		•	mented bit, read		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unknown	
bit 15-7 bit 6-4	AD1IP2:AD1 111 = Interru •	Ited: Read as ' IP0: A/D Conve pt is priority 7 (	ersion Comple	•	ority bits		
		pt is priority 1 pt source is dis	abled				
bit 3	Unimplemen	ted: Read as '	0'				
bit 2-0	111 = Interru • •	<b>TXIP0:</b> UART1 pt is priority 7 ( pt is priority 1			bits		

#### REGISTER 6-20: IPC3: INTERRUPT PRIORITY CONTROL REGISTER 3

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	CNIP2	CNIP1	CNIP0		CMIP2	CMIP1	CMIP0				
pit 15			•		•		bit				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
	MI2C1P2	MI2C1P1	MI2C1P0		SI2C1P2	SI2C1P1	SI2C1P0				
bit 7							bit				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'					
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown				
bit 15	Unimplomon	ted: Read as '	· ۲								
bit 14-12	-			nterrupt Priority	hits						
					Sito						
	•	<ul> <li>111 = Interrupt is priority 7 (highest priority interrupt)</li> <li>•</li> </ul>									
	• 001 = Interrupt is priority 1										
		pt source is dis	abled								
bit 11	Unimplemen	ted: Read as '	)'								
bit 10-8	CMIP2:CMIP	CMIP2:CMIP0: Comparator Interrupt Priority bits									
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interru										
	000 <b>= Interru</b>	pt source is dis	abled								
bit 7	Unimplemen	ted: Read as '	)'								
bit 6-4	MI2C1P2:MI2	2C1P0: Master	I2C1 Event In	terrupt Priority b	pits						
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•	•									
	•										
	001 = Interrupt is priority 1										
		pt source is dis									
bit 3	Unimplemented: Read as '0'										
bit 2-0		SI2C1P2:SI2C1P0: Slave I2C1 Event Interrupt Priority bits									
	111 = Interru	pt is priority 7 (I	nighest priority	interrupt)							
	•										
	•										
	001 = Interru	pt is priority 1 pt source is dis									

REGISTER	( 6-22: IPC5:	INTERRUP		CONTROL RE	GISTER 5			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0	
—	IC8IP2	IC8IP1	IC8IP0	—	IC7IP2	IC7IP1	IC7IP0	
bit 15							bit	
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0	
_	—	_	_	_	INT1IP2	INT1IP1	INT1IP0	
bit 7							bit	
Legend:								
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'		
-n = Value a	at POR	'1' = Bit is set	t	'0' = Bit is clea	ared	x = Bit is unkr	nown	
bit 11 bit 10-8	• 001 = Interru 000 = Interru Unimplemen IC7IP2:IC7IP	pt is priority 1 pt source is dis <b>ted:</b> Read as ' <b>0:</b> Input Captu	0'	nterrupt Priority	bits			
	• • 001 = Interru 000 = Interru	pt is priority 1 pt source is dis	sabled					
bit 7-3	Unimplemented: Read as '0'							
bit 2-0			Interrupt 1 Prio highest priority	•				
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled					

#### REGISTER 6-22: IPC5: INTERRUPT PRIORITY CONTROL REGISTER 5

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
_	T4IP2	T4IP1	T4IP0	_	OC4IP2	OC4IP1	OC4IP0			
bit 15							bit 8			
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0			
	OC3IP2	OC3IP1	OC3IP0	—	_	—				
bit 7							bit (			
Legend:										
R = Readat	ole bit	W = Writable	oit	U = Unimplem	nented bit, read	1 as '0'				
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	nown			
bit 15	Unimplemen	ted: Read as '	)'							
bit 14-12	T4IP2:T4IP0	: Timer4 Interru	ot Priority bits							
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	001 = Interru	pt is priority 1								
		pt source is disa	abled							
bit 11	Unimplemen	ted: Read as '	)'							
	-	ited: Read as 'd IP0: Output Co		el 4 Interrupt Pr	iority bits					
	OC4IP2:OC4		mpare Chann	-	iority bits					
	OC4IP2:OC4	IP0: Output Co	mpare Chann	-	iority bits					
	OC4IP2:OC4	IP0: Output Co	mpare Chann	-	iority bits					
	OC4IP2:OC4	IP0: Output Co pt is priority 7 (h	mpare Chann	-	iority bits					
	OC4IP2:OC4 111 = Interru • • • • 001 = Interru	IP0: Output Co pt is priority 7 (h	mpare Chann highest priority	-	iority bits					
bit 10-8	OC4IP2:OC4 111 = Interru • • • • • • • • • • • • • • • • • •	IP0: Output Co pt is priority 7 (f pt is priority 1	mpare Chann nighest priority abled	-	iority bits					
bit 10-8	OC4IP2:OC4 111 = Interru • • • • • • • • • • • • • • • • • •	IP0: Output Co pt is priority 7 (I pt is priority 1 pt source is disa	mpare Chann highest priority abled	vinterrupt)	-					
bit 11 bit 10-8 bit 7 bit 6-4	OC4IP2:OC4 111 = Interru • • • • • • • • • • • • • • • • • •	IP0: Output Co pt is priority 7 (f pt is priority 1 pt source is disa ited: Read as '0	mpare Chann highest priority abled o <sup>'</sup> mpare Chann	v interrupt) el 3 Interrupt Pr	-					
bit 10-8	OC4IP2:OC4 111 = Interru • • • • • • • • • • • • • • • • • •	IP0: Output Co pt is priority 7 (f pt is priority 1 pt source is disa ited: Read as '( IP0: Output Co	mpare Chann highest priority abled o <sup>'</sup> mpare Chann	v interrupt) el 3 Interrupt Pr	-					
bit 10-8	OC4IP2:OC4 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP2:OC3 111 = Interru	IP0: Output Co pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as 'o IP0: Output Co pt is priority 7 (h	mpare Chann highest priority abled o <sup>'</sup> mpare Chann	v interrupt) el 3 Interrupt Pr	-					
bit 10-8	OC4IP2:OC4 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP2:OC3 111 = Interru 001 = Interru	IP0: Output Co pt is priority 7 (f pt is priority 1 pt source is disa ited: Read as '0 IP0: Output Co pt is priority 7 (f	mpare Chann highest priority abled y' mpare Chann highest priority	v interrupt) el 3 Interrupt Pr	-					
bit 10-8	OC4IP2:OC4 111 = Interru 001 = Interru 000 = Interru Unimplemen OC3IP2:OC3 111 = Interru 001 = Interru 001 = Interru	IP0: Output Co pt is priority 7 (h pt is priority 1 pt source is disa ited: Read as 'o IP0: Output Co pt is priority 7 (h	mpare Chann highest priority abled , <sup>,</sup> mpare Chann highest priority	v interrupt) el 3 Interrupt Pr	-					

	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	U2TXIP2	U2TXIP1	U2TXIP0		U2RXIP2	U2RXIP1	U2RXIP0			
bit 15	·	•				-	bit			
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0			
	INT2IP2	INT2IP1	INT2IP0	_	T5IP2	T5IP1	T5IP0			
bit 7					10112		bit			
Legend:										
R = Readat		W = Writable	bit	-	nented bit, read					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown			
bit 15	Unimplomon	tod: Dood on '	`,							
bit 14-12	-	ted: Read as '0 [XIP0: UART2]		torrupt Priority	bite					
511 14-12		ot is priority 7 (h			bits					
	•		ingineer priority	interrapt)						
	•									
	• 001 = Interrupt is priority 1									
		ot source is disa	abled							
bit 11		ted: Read as '(								
bit 10-8	-			rrupt Prioritv bit	S					
	<b>U2RXIP2:U2RXIP0:</b> UART2 Receiver Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)									
			• • •							
	•									
	•									
	• • 001 = Interru	ot is priority 1								
	• • 001 = Interru 000 = Interru		abled							
bit 7	000 = Interru	ot source is dis								
bit 7 bit 6-4	000 = Interru Unimplemen	ot source is disa ted: Read as 'o	)'	rity bits						
	000 = Interru Unimplemen INT2IP2:INT2	ot source is dis	)' nterrupt 2 Prio	-						
	000 = Interru Unimplemen INT2IP2:INT2	ot source is dis ted: Read as '( PlP0: External li	)' nterrupt 2 Prio	-						
	000 = Interru Unimplemen INT2IP2:INT2	ot source is dis ted: Read as '( PlP0: External li	)' nterrupt 2 Prio	-						
	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru • •	ot source is dis ted: Read as '( PD: External li tot is priority 7 (h	)' nterrupt 2 Prio	-						
	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru • • 001 = Interru	ot source is dis ted: Read as '( PD: External li tot is priority 7 (h	)' nterrupt 2 Prio nighest priority	-						
bit 6-4	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru 001 = Interru 000 = Interru	ot source is dis ted: Read as '( PPO: External lu ot is priority 7 (h ot is priority 1	<sub>)'</sub> nterrupt 2 Prio nighest priority abled	-						
	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru • • • 001 = Interru 000 = Interru Unimplemen	ot source is dis ted: Read as '( PPO: External li ot is priority 7 (h ot is priority 1 ot source is dis	) <sup>,</sup> nterrupt 2 Prio nighest priority abled	-						
bit 6-4 bit 3	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru • • 001 = Interru 000 = Interru Unimplemen T5IP2:T5IP0:	ot source is disa ted: Read as '( IPO: External li ot is priority 7 (h ot is priority 1 ot source is disa ted: Read as '(	) <sup>,</sup> nterrupt 2 Prio nighest priority abled ) <sup>,</sup> pt Priority bits	interrupt)						
bit 6-4 bit 3	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru • • 001 = Interru 000 = Interru Unimplemen T5IP2:T5IP0:	ot source is dis ted: Read as '( PIP0: External li ot is priority 7 (h ot is priority 1 ot source is dis ted: Read as '( Timer5 Interru	) <sup>,</sup> nterrupt 2 Prio nighest priority abled ) <sup>,</sup> pt Priority bits	interrupt)						
bit 6-4 bit 3	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru • • 001 = Interru 000 = Interru Unimplemen T5IP2:T5IP0:	ot source is dis ted: Read as '( PIP0: External li ot is priority 7 (h ot is priority 1 ot source is dis ted: Read as '( Timer5 Interru	) <sup>,</sup> nterrupt 2 Prio nighest priority abled ) <sup>,</sup> pt Priority bits	interrupt)						
bit 6-4 bit 3	000 = Interru Unimplemen INT2IP2:INT2 111 = Interru • • 001 = Interru 000 = Interru Unimplemen T5IP2:T5IP0:	ot source is dis ted: Read as '( <b>PD:</b> External li ot is priority 7 (h ot is priority 1 ot source is dis ted: Read as '( Timer5 Interrup ot is priority 7 (h	) <sup>,</sup> nterrupt 2 Prio nighest priority abled ) <sup>,</sup> pt Priority bits	interrupt)						

#### REGISTER 6-24: IPC7: INTERRUPT PRIORITY CONTROL REGISTER 7

#### REGISTER 6-25: IPC8: INTERRUPT PRIORITY CONTROL REGISTER 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	SPI2IP2	SPI2IP1	SPI2IP0	—	SPF2IP2	SPF2IP1	SPF2IP0
bit 7							bit 0

Legend:				
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR		'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15-7	Unimpler	nented: Read as '0'		
bit 6-4	SPI2IP2:	SPI2IP0: SPI2 Event Interru	pt Priority bits	
	111 <b>= Int</b> e	errupt is priority 7 (highest p	riority interrupt)	
	•		2 1 7	
	•			
	•			
	001 = Inte	errupt is priority 1		
	000 <b>= Int</b> e	errupt source is disabled		
bit 3	Unimpler	nented: Read as '0'		
bit 2-0	SPF2IP2:	SPF2IP0: SPI2 Fault Interru	upt Priority bits	
	111 <b>= Int</b> e	errupt is priority 7 (highest p	riority interrupt)	
	•			

•

•

001 = Interrupt is priority 1

000 = Interrupt source is disabled

REGISTER	0-26: IPC9:	INTERRUP		CONTROL RI	EGISTER 9		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
_	IC5IP2	IC5IP1	IC5IP0		IC4IP2	IC4IP1	IC4IP0
bit 15							bit
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	IC3IP2	IC3IP1	IC3IP0		_	_	_
bit 7		•			•		bit
Legend:							
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set	t	'0' = Bit is cle	ared	x = Bit is unkr	nown
bit 11 bit 10-8	Unimplemen IC4IP2:IC4IP	pt source is dis ted: Read as '	<sup>0'</sup> re Channel 4 I	nterrupt Priority	bits		
	• • 001 = Interru 000 = Interru	pt is priority 1 pt source is dis	sabled	y interrupt <i>y</i>			
bit 7	-	ted: Read as '					
bit 6-4	111 = Interru • • 001 = Interru	pt is priority 7 (	highest priority	nterrupt Priority y interrupt)	bits		
bit 3-0		ted: Read as '					
	3 <b>P</b>		-				

#### REGISTER 6-26: IPC9: INTERRUPT PRIORITY CONTROL REGISTER 9

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
_	OC7IP2	OC7IP1	OC7IP0	_	OC6IP2	OC6IP1	OC6IP0		
bit 15							b		
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0		
	OC5IP2	OC5IP1	OC5IP0	—	IC6IP2	IC6IP1	IC6IP0		
bit 7							bi		
Legend:									
R = Readab	le bit	W = Writable I	bit	U = Unimplen	nented bit, read	l as '0'			
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is cle	ared	x = Bit is unkr	nown		
bit 15	Unimplemen	ted: Read as '0	)'						
bit 14-12	OC7IP2:OC7	IP0: Output Co	mpare Chann	el 7 Interrupt Pr	riority bits				
		pt is priority 7 (h			2				
	•		- • •						
	•								
	• 001 = Interru	nt is priority 1							
		pt source is disa	abled						
bit 11	Unimplemented: Read as '0'								
bit 10-8	-	IP0: Output Co		el 6 Interrupt Pr	riority bits				
	111 = Interru	pt is priority 7 (h	nighest priority	/ interrupt)					
	•								
	•								
	• 001 = Interru	nt is priority 1							
		pt source is disa	abled						
bit 7	Unimplemen	ted: Read as 'd	)'						
bit 6-4	OC5IP2:0C5	IP0: Output Co	mpare Chann	el 5 Interrupt Pr	riority bits				
		pt is priority 7 (ł	•	-					
	•								
	•								
	001 = Interru								
		pt source is disa							
bit 3	•	ted: Read as '0							
bit 2-0		0: Input Capture			bits				
	111 = Interru	pt is priority 7 (h	ngnest priority	(interrupt)					
	•								
	•								
	• 001 = Interru	pt is priority 1 pt source is disa							

#### REGISTER 6-27: IPC10: INTERRUPT PRIORITY CONTROL REGISTER 10

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	—	_	_	—	—	_				
bit 15							bit 8				
	<b>D</b> 444	<b>D</b> 444 0	<b>D</b> /// 0			<b>D</b> 444 0	<b>D</b> 444 0				
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	PMPIP2	PMPIP1	PMPIP0	—	OC8IP2	OC8IP1	OC8IP0				
bit 7							bit 0				
Legend:											
R = Readab	le bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value at POR (1' = Bit is set (0' = Bit is cleared x = Bit is unknow							known				
bit 15-7	Unimplemen	ted: Read as '	0'								
bit 6-4	PMPIP2:PMF	PIP0: Parallel M	laster Port Inte	errupt Priority bi	ts						
	111 = Interru	pt is priority 7 (	highest priority	interrupt)							
	•										
	•										
		001 = Interrupt is priority 1									
		pt source is dis									
bit 3	Unimplemen	ted: Read as '	0'								
bit 2-0		•	•	el 8 Interrupt Pr	iority bits						
	111 = Interru	pt is priority 7 (	highest priority	interrupt)							
	•										
	•										
	001 = Interru										
	000 = Interru	pt source is dis	abled								

#### REGISTER 6-28: IPC11: INTERRUPT PRIORITY CONTROL REGISTER 11

#### REGISTER 6-29: IPC12: INTERRUPT PRIORITY CONTROL REGISTER 12

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—		—	—	MI2C2P2	MI2C2P1	MI2C2P0
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	SI2C2P2	SI2C2P1	SI2C2P0	—	—	—	—
bit 7							bit 0

Legend:										
R = Readal	ole bit	W = Writable bit	U = Unimplemented bit,	read as '0'						
-n = Value a	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown						
bit 15-11	Unimpler	nented: Read as '0'								
bit 10-8	MI2C2P2	:MI2C2P0: Master I2C2 Eve	ent Interrupt Priority bits							
	111 = Interrupt is priority 7 (highest priority interrupt)									
	•									
	•									
	•									
	001 = Interrupt is priority 1									
	000 = Interrupt source is disabled									
bit 7	Unimpler	nented: Read as '0'								
bit 6-4	SI2C2P2:	SI2C2P0: Slave I2C2 Event	t Interrupt Priority bits							
	111 <b>= Int</b> e	errupt is priority 7 (highest p	riority interrupt)							
		1 1 5 ( 5 1	<b>,</b> , ,							

- - •
  - 001 = Interrupt is priority 1
- 000 = Interrupt source is disabled
- bit 3-0 Unimplemented: Read as '0'

#### REGISTER 6-30: IPC13: INTERRUPT PRIORITY CONTROL REGISTER 13

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0					
	_	_	_	_	INT4IP2	INT4IP1	INT4IP0					
bit 15							bit 8					
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0					
—	INT3IP2	INT3IP1	INT3IP0	—	—	—	—					
bit 7							bit C					
Legend:												
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'						
-n = Value at POR (1' = Bit is set				'0' = Bit is cleared x = Bit is unknown								
bit 15-11	Unimplemer	nted: Read as '	0'									
bit 10-8	INT4IP2:INT	4IP0: External I	nterrupt 4 Pric	ority bits								
	111 = Interru	pt is priority 7 (l	highest priority	y interrupt)								
	001 = Interrupt is priority 1											
	000 <b>= Interru</b>	pt source is dis	abled									
bit 7	Unimplemer	nted: Read as '	0'									
bit 6-4		3IP0: External I	•	•								
	111 = Interru	111 = Interrupt is priority 7 (highest priority interrupt)										
	•											
	001 = Interru	pt is priority 1										
	000 <b>= Interru</b>	pt source is dis	abled									
bit 3-0	Unimplemer	nted: Read as '	0'									

#### REGISTER 6-31: IPC15: INTERRUPT PRIORITY CONTROL REGISTER 15

U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0
—	—				RTCIP2	RTCIP1	RTCIP0
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	_	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10-8 **RTCIP2:RTCIP0:** Real-Time Clock/Calendar Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)

- .

001 = Interrupt is priority 1

000 = Interrupt source is disabled

bit 7-0 Unimplemented: Read as '0'

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	CRCIP2	CRCIP1	CRCIP0	_	U2ERIP2	U2ERIP1	U2ERIP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
—	U1ERIP2	U1ERIP1	U1ERIP0		—		—				
bit 7							bit (				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'					
-n = Value a	n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown										
bit 15	Unimplemen	ted: Read as '	0'								
bit 14-12	CRCIP2:CRC	CIP0: CRC Gen	erator Error In	terrupt Priority I	bits						
	111 = Interru	pt is priority 7 (	highest priority	interrupt)							
	•										
	•										
	001 = Interrupt is priority 1										
		pt source is dis	abled								
bit 11	Unimplemen	ted: Read as '	0'								
bit 10-8	U2ERIP2:U2ERIP0: UART2 Error Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	001 = Interrupt is priority 1										
	-	pt source is dis									
bit 7	Unimplemen	ted: Read as '	0'								
bit 6-4		ERIPO: UART1	•	•							
	111 = Interru	pt is priority 7 (	highest priority	interrupt)							
	•										
	•										
	001 = Interru 000 = Interru	pt is priority 1 pt source is dis	abled								
bit 3-0	Unimplemen	ted: Read as '	0'								

#### REGISTER 6-32: IPC16: INTERRUPT PRIORITY CONTROL REGISTER 16

#### REGISTER 6-33: IPC18: INTERRUPT PRIORITY CONTROL REGISTER 18

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—		—	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	R/W-1	R/W-0	R/W-0

	00	00	00		10000	10000
—	 —		—	LVDIP2	LVDIP1	LVDIP0
bit 7						bit 0

### Legend:

Legena.				
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

#### bit 15-3 Unimplemented: Read as '0'

bit 2-0 LVDIP2:LVDIP0: Low-Voltage Detect Interrupt Priority bits

- 111 = Interrupt is priority 7 (highest priority interrupt)
- •
- .
- 001 = Interrupt is priority 1
- 000 = Interrupt source is disabled

#### REGISTER 6-34: IPC19: INTERRUPT PRIORITY CONTROL REGISTER 19

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
_	CTMUIP2	CTMUIP1	CTMUIP0			—	—
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

© 2008 Microchip Technology Inc.

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0				
_	U3TXIP2	U3TXIP1	U3TXIP0	_	U3RXIP2	U3RXIP1	U3RXIP0				
bit 15							bit 8				
U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0				
 bit 7	U3ERIP2	U3ERIP1	U3ERIP0	—		—	bit C				
							DILC				
Legend:											
R = Readab	ole bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'					
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown				
bit 15	Unimplemen	ted: Read as '	) <b>`</b>								
bit 14-12	U3TXIP2:U31	TXIPO: UART3	Transmitter In	terrupt Priority b	oits						
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is priority 1										
	000 = Interru	pt source is dis	abled								
bit 11	Unimplemen	ted: Read as '	o'								
bit 10-8	U3RXIP2:U3RXIP0: UART3 Receiver Interrupt Priority bits										
	111 = Interrupt is priority 7 (highest priority interrupt)										
	•										
	•										
	001 = Interrupt is priority 1 000 = Interrupt source is disabled										
	-	•									
bit 7	-	ted: Read as '									
bit 6-4	U3ERIP2:U3ERIP0: UART3 Error Interrupt Priority bits										
	111 = Interru	111 = Interrupt is priority 7 (highest priority interrupt)									
	•										
	•										
	001 = Interru		ablad								
		pt source is dis									
bit 3-0	Unimplemen	ted: Read as '	.) <sup>.</sup>								

#### REGISTER 6-35: IPC20: INTERRUPT PRIORITY CONTROL REGISTER 20

U-0	R/W-1	R/W-0	R/W-0	U-0	U-0	U-0	U-0
—	U4ERIP2	U4ERIP1	U4ERIP0	—	—	—	—
bit 15							bit 8

#### REGISTER 6-36: IPC21: INTERRUPT PRIORITY CONTROL REGISTER 21

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	MI2C3P2	MI2C3P1	MI2C3P0	—	SI2C3P2	SI2C3P1	SI2C3P0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15	Unimplemented: Read as '0'
bit 14-12	U4ERIP2:U4ERIP0: UART4 Error Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 11-7	Unimplemented: Read as '0'
bit 6-4	MI2C3P2:MI2C3P0: Master I2C3 Event Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	• 001 = Interrupt is priority 1
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	SI2C3P2:SI2C3P0: Slave I2C3 Event Interrupt Priority bits
	111 = Interrupt is priority 7 (highest priority interrupt)
	•
	•
	•
	001 = Interrupt is priority 1
	000 = Interrupt source is disabled

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	SPI3IP2	SPI3IP1	SPI3IP0		SPF3IP2	SPF3IP1	SPF3IP0					
bit 15			•				bit					
U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0					
_	U4TXIP2	U4TXIP1	U4TXIP0	_	U4RXIP2	U4RXIP1	U4RXIP0					
bit 7							bit					
Legend:												
R = Readat	ole bit	W = Writable	bit	U = Unimple	mented bit, rea	d as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown					
bit 15	-	ted: Read as '										
bit 14-12		IP0: SPI3 Ever	=	-								
	111 = Interru	pt is priority 7 (	highest priority	(interrupt)								
	•											
	•											
	001 = Interru	pt is priority 1 pt source is dis	abled									
bit 11		•										
bit 10-8	Unimplemented: Read as '0' SPF3IP2:SPF3IP0: SPI3 Fault Interrupt Priority bits											
511 10-0	111 = Interrupt is priority 7 (highest priority interrupt)											
	•											
	• 001 = Interrupt is priority 1											
	000 = Interrupt source is disabled											
bit 7	Unimplemen	ted: Read as '	0'									
bit 6-4	U4TXIP2:U4	TXIPO: UART4	Transmitter In	terrupt Priority	bits							
	111 = Interru	pt is priority 7 (	highest priority	vinterrupt)								
	•											
	001 = Interrupt is priority 1											
		pt source is dis										
bit 3	•	ted: Read as '										
bit 2-0		RXIP0: UART4			its							
	111 = Interru	pt is priority 7 (	highest priority	(interrupt)								
	•											
	•											
	• • • 001 = Interru	pt is priority 1 pt source is dis	ablad									

#### REGISTER 6-37: IPC22: INTERRUPT PRIORITY CONTROL REGISTER 22

#### REGISTER 6-38: IPC23: INTERRUPT PRIORITY CONTROL REGISTER 23

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	R/W-1	R/W-0	R/W-0	U-0	R/W-1	R/W-0	R/W-0
—	IC9IP2	IC9IP1	IC9IP0	—	OC9IP2	OC9IP1	OC9IP0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-7 bit 6-4	Unimplemented: Read as '0' IC9IP2:IC9IP0: Input Capture Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt) • • • • • • •
	000 = Interrupt source is disabled
bit 3	Unimplemented: Read as '0'
bit 2-0	<pre>OC9IP2:OC9IP0: Output Compare Channel 9 Interrupt Priority bits 111 = Interrupt is priority 7 (highest priority interrupt)</pre>
	001 = Interrupt is priority 1 000 = Interrupt source is disabled

© 2008 Microchip Technology Inc.

#### 6.4 Interrupt Setup Procedures

#### 6.4.1 INITIALIZATION

To configure an interrupt source:

- 1. Set the NSTDIS Control bit (INTCON1<15>) if nested interrupts are not desired.
- Select the user-assigned priority level for the interrupt source by writing the control bits in the appropriate IPCx register. The priority level will depend on the specific application and type of interrupt source. If multiple priority levels are not desired, the IPCx register control bits for all enabled interrupt sources may be programmed to the same non-zero value.

Note: At a device Reset, the IPCx registers are initialized, such that all user interrupt sources are assigned to priority level 4.

- 3. Clear the interrupt status flag bit associated with the peripheral in the associated IFSx register.
- 4. Enable the interrupt source by setting the interrupt enable control bit associated with the source in the appropriate IECx register.

#### 6.4.2 INTERRUPT SERVICE ROUTINE

The method that is used to declare an ISR and initialize the IVT with the correct vector address will depend on the programming language (i.e., 'C' or assembler) and the language development toolsuite that is used to develop the application. In general, the user must clear the interrupt flag in the appropriate IFSx register for the source of the interrupt that the ISR handles. Otherwise, the ISR will be re-entered immediately after exiting the routine. If the ISR is coded in assembly language, it must be terminated using a RETFIE instruction to unstack the saved PC value, SRL value and old CPU priority level.

#### 6.4.3 TRAP SERVICE ROUTINE

A Trap Service Routine (TSR) is coded like an ISR, except that the appropriate trap status flag in the INTCON1 register must be cleared to avoid re-entry into the TSR.

#### 6.4.4 INTERRUPT DISABLE

All user interrupts can be disabled using the following procedure:

- 1. Push the current SR value onto the software stack using the PUSH instruction.
- 2. Force the CPU to priority level 7 by inclusive ORing the value OEh with SRL.

To enable user interrupts, the POP instruction may be used to restore the previous SR value.

Note that only user interrupts with a priority level of 7 or less can be disabled. Trap sources (level 8-15) cannot be disabled.

The DISI instruction provides a convenient way to disable interrupts of priority levels 1-6 for a fixed period of time. Level 7 interrupt sources are not disabled by the DISI instruction.


#### 7.0 OSCILLATOR CONFIGURATION

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 6. Oscillator" (DS39700).

The oscillator system for PIC24FJ256GA110 family family devices has the following features:

- A total of four external and internal oscillator options as clock sources, providing 11 different clock modes
- On-chip 4x PLL to boost internal operating frequency on select internal and external oscillator sources

- Software-controllable switching between various clock sources
- Software-controllable postscaler for selective clocking of CPU for system power savings
- A Fail-Safe Clock Monitor (FSCM) that detects clock failure and permits safe application recovery or shutdown
- A separate and independently configurable system clock output for synchronizing external hardware
- A simplified diagram of the oscillator system is shown in Figure 7-1.



#### FIGURE 7-1: PIC24FJ256GA110 FAMILY CLOCK DIAGRAM

#### 7.1 CPU Clocking Scheme

The system clock source can be provided by one of four sources:

- Primary Oscillator (POSC) on the OSCI and OSCO pins
- Secondary Oscillator (SOSC) on the SOSCI and SOSCO pins
- · Fast Internal RC (FRC) Oscillator
- · Low-Power Internal RC (LPRC) Oscillator

The primary oscillator and FRC sources have the option of using the internal 4x PLL. The frequency of the FRC clock source can optionally be reduced by the programmable clock divider. The selected clock source generates the processor and peripheral clock sources.

The processor clock source is divided by two to produce the internal instruction cycle clock, FCY. In this document, the instruction cycle clock is also denoted by FOSC/2. The internal instruction cycle clock, FOSC/2, can be provided on the OSCO I/O pin for some operating modes of the primary oscillator.

#### 7.2 Initial Configuration on POR

The oscillator source (and operating mode) that is used at a device Power-on Reset event is selected using Configuration bit settings. The oscillator Configuration bit settings are located in the Configuration registers in the program memory (refer to Section 24.1 "Configuration Bits" for further details). The primary oscillator Configuration bits, POSCMD1:POSCMD0 (Configuration Word 2<1:0>), and the Initial Oscillator Select Configuration bits, FNOSC2:FNOSC0 (Configuration Word 2<10:8>), select the oscillator source that is used at a Power-on Reset. The FRC primary oscillator with postscaler (FRCDIV) is the default (unprogrammed) selection. The secondary oscillator, or one of the internal oscillators, may be chosen by programming these bit locations.

The Configuration bits allow users to choose between the various clock modes, shown in Table 7-1.

#### 7.2.1 CLOCK SWITCHING MODE CONFIGURATION BITS

The FCKSM Configuration bits (Configuration Word 2<7:6>) are used to jointly configure device clock switching and the Fail-Safe Clock Monitor (FSCM). Clock switching is enabled only when FCKSM1 is programmed ('0'). The FSCM is enabled only when FCKSM1:FCKSM0 are both programmed ('00').

Oscillator Mode	Oscillator Source	POSCMD1: POSCMD0	FNOSC2: FNOSC0	Note
Fast RC Oscillator with Postscaler (FRCDIV)	Internal	11	111	1, 2
(Reserved)	Internal	XX	110	1
Low-Power RC Oscillator (LPRC)	Internal	11	101	1
Secondary (Timer1) Oscillator (SOSC)	Secondary	11	100	1
Primary Oscillator (XT) with PLL Module (XTPLL)	Primary	01	011	
Primary Oscillator (EC) with PLL Module (ECPLL)	Primary	00	011	
Primary Oscillator (HS)	Primary	10	010	
Primary Oscillator (XT)	Primary	01	010	
Primary Oscillator (EC)	Primary	0 0	010	
Fast RC Oscillator with PLL Module (FRCPLL)	Internal	11	001	1
Fast RC Oscillator (FRC)	Internal	11	000	1

#### TABLE 7-1: CONFIGURATION BIT VALUES FOR CLOCK SELECTION

Note 1: OSCO pin function is determined by the OSCIOFCN Configuration bit.

2: This is the default oscillator mode for an unprogrammed (erased) device.

#### 7.3 Control Registers

The operation of the oscillator is controlled by three Special Function Registers:

- OSCCON
- CLKDIV
- OSCTUN

The OSCCON register (Register 7-1) is the main control register for the oscillator. It controls clock source switching and allows the monitoring of clock sources. The CLKDIV register (Register 7-2) controls the features associated with Doze mode, as well as the postscaler for the FRC oscillator.

The OSCTUN register (Register 7-3) allows the user to fine tune the FRC oscillator over a range of approximately  $\pm 12\%$ . Each bit increment or decrement changes the factory calibrated frequency of the FRC oscillator by a fixed amount.

#### REGISTER 7-1: OSCCON: OSCILLATOR CONTROL REGISTER

U-0	R-0	R-0	R-0	U-0	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>	R/W-x <sup>(1)</sup>
—	COSC2	COSC1	COSC0	—	NOSC2	NOSC1	NOSC0
bit 15							bit 8

R/SO-0	R/W-0	R-0 <sup>(3)</sup>	U-0	R/CO-0	R/W-0	R/W-0	R/W-0
CLKLOCK	IOLOCK <sup>(2)</sup>	LOCK	—	CF	POSCEN	SOSCEN	OSWEN
bit 7							bit 0

Legend:	CO = Clear Only bit	SO = Set Only bit	
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 14-12 **COSC2:COSC0:** Current Oscillator Selection bits
  - 111 = Fast RC Oscillator with Postscaler (FRCDIV)
  - 110 = Reserved
  - 101 = Low-Power RC Oscillator (LPRC)
  - 100 = Secondary Oscillator (SOSC)
  - 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
  - 010 = Primary Oscillator (XT, HS, EC)
  - 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
  - 000 = Fast RC Oscillator (FRC)
- bit 11 Unimplemented: Read as '0'

#### bit 10-8 NOSC2:NOSC0: New Oscillator Selection bits<sup>(1)</sup>

- 111 = Fast RC Oscillator with Postscaler (FRCDIV)
- 110 = Reserved
- 101 = Low-Power RC Oscillator (LPRC)
- 100 = Secondary Oscillator (SOSC)
- 011 = Primary Oscillator with PLL module (XTPLL, HSPLL, ECPLL)
- 010 = Primary Oscillator (XT, HS, EC)
- 001 = Fast RC Oscillator with Postscaler and PLL module (FRCPLL)
- 000 = Fast RC Oscillator (FRC)
- Note 1: Reset values for these bits are determined by the FNOSC Configuration bits.
  - 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
  - 3: Also resets to '0' during any valid clock switch or whenever a non-PLL clock mode is selected.

#### **REGISTER 7-1:** OSCCON: OSCILLATOR CONTROL REGISTER (CONTINUED)

bit 7	CLKLOCK: Clock Selection Lock Enabled bit
	If FSCM is enabled (FCKSM1 = 1):
	1 = Clock and PLL selections are locked
	0 = Clock and PLL selections are not locked and may be modified by setting the OSWEN bit
	If FSCM is disabled (FCKSM1 = 0):
	Clock and PLL selections are never locked and may be modified by setting the OSWEN bit.
bit 6	IOLOCK: I/O Lock Enable bit <sup>(2)</sup>
	1 = I/O lock is active
	0 = I/O lock is not active
bit 5	LOCK: PLL Lock Status bit <sup>(3)</sup>
	1 = PLL module is in lock or PLL module start-up timer is satisfied
	0 = PLL module is out of lock, PLL start-up timer is running or PLL is disabled
bit 4	Unimplemented: Read as '0'
bit 3	CF: Clock Fail Detect bit
	1 = FSCM has detected a clock failure
	<ul><li>0 = No clock failure has been detected</li></ul>
bit 2	POSCEN: Primary Oscillator Sleep Enable bit
	1 = Primary oscillator continues to operate during Sleep mode
	0 = Primary oscillator disabled during Sleep mode
bit 1	SOSCEN: 32 kHz Secondary Oscillator (SOSC) Enable bit
	1 = Enable secondary oscillator
	0 = Disable secondary oscillator
bit 0	OSWEN: Oscillator Switch Enable bit
	1 = Initiate an oscillator switch to clock source specified by NOSC2:NOSC0 bits
	0 = Oscillator switch is complete
Note 1:	Reset values for these bits are determined by the FNOSC Configuration bits.

- 2: The state of the IOLOCK bit can only be changed once an unlocking sequence has been executed. In addition, if the IOL1WAY Configuration bit is '1' once the IOLOCK bit is set, it cannot be cleared.
- 3: Also resets to '0' during any valid clock switch or whenever a non-PLL clock mode is selected.

ROI bit 15	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-1
bit 15	DOZE2	DOZE1	DOZE0	DOZEN <sup>(1)</sup>	RCDIV2	RCDIV1	RCDIV0
							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
				<u> </u>	_	<u> </u>	
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable I	oit	U = Unimplem	ented bit, read	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown
bit 14-12	DOZE2:DO2 111 = 1:128 110 = 1:64 101 = 1:32 100 = 1:16 011 = 1:8 010 = 1:4 001 = 1:2 000 = 1:1	ZE0: CPU Periph	ieral Clock Ra	tio Select bits			
bit 11	<b>DOZEN:</b> DO 1 = DOZE2:	DZE Enable bit <sup>(1)</sup> DOZE0 bits spe ripheral clock rat		eripheral clock	ratio		
bit 10-8	<b>RCDIV2:RC</b> 111 = 31.25	<b>DIV0:</b> FRC Post kHz (divide by 2 Hz (divide by 64)	scaler Select b 56)	bits			

### REGISTER 7-2: CLKDIV: CLOCK DIVIDER REGISTER

Note 1: This bit is automatically cleared when the ROI bit is set and an interrupt occurs.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	TUN5 <sup>(1)</sup>	TUN4 <sup>(1)</sup>	TUN3 <sup>(1)</sup>	TUN2 <sup>(1)</sup>	TUN1 <sup>(1)</sup>	TUN0 <sup>(1)</sup>
bit 7							bit 0
Legend:							
R = Reada	ble bit	W = Writable	bit	U = Unimplen	nented bit, read	l as '0'	
-n = Value	at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15-6	Unimplemen	ted: Read as '	כי				
bit 5-0	TUN5:TUN0:	FRC Oscillator	Tuning bits				
	011111 <b>= Ma</b>	iximum frequer	icy deviation				
	011110 =						
	•						
	•						
	•						
	000001 =						
	000000 = Ce 111111 =	nter frequency,	oscillator is ru	inning at factory	y calibrated free	quency	
	•						

#### REGISTER 7-3: OSCTUN: FRC OSCILLATOR TUNE REGISTER

• • 100001 = 100000 = Minimum frequency deviation

**Note 1:** Increments or decrements of TUN5:TUN0 may not change the FRC frequency in equal steps over the FRC tuning range, and may not be monotonic.

# 7.4 Clock Switching Operation

With few limitations, applications are free to switch between any of the four clock sources (POSC, SOSC, FRC and LPRC) under software control and at any time. To limit the possible side effects that could result from this flexibility, PIC24F devices have a safeguard lock built into the switching process.

Note:	The primary oscillator mode has three different submodes (XT, HS and EC) which are determined by the POSCMDx
	Configuration bits. While an application can switch to and from primary oscillator
	mode in software, it cannot switch between the different primary submodes without reprogramming the device.

# 7.4.1 ENABLING CLOCK SWITCHING

To enable clock switching, the FCKSM1 Configuration bit in CW 2 must be programmed to '0'. (Refer to **Section 24.1 "Configuration Bits"** for further details.) If the FCKSM1 Configuration bit is unprogrammed ('1'), the clock switching function and Fail-Safe Clock Monitor function are disabled. This is the default setting.

The NOSCx control bits (OSCCON<10:8>) do not control the clock selection when clock switching is disabled. However, the COSCx bits (OSCCON<14:12>) will reflect the clock source selected by the FNOSCx Configuration bits.

The OSWEN control bit (OSCCON<0>) has no effect when clock switching is disabled. It is held at '0' at all times.

### 7.4.2 OSCILLATOR SWITCHING SEQUENCE

At a minimum, performing a clock switch requires this basic sequence:

- 1. If desired, read the COSCx bits (OSCCON<14:12>), to determine the current oscillator source.
- 2. Perform the unlock sequence to allow a write to the OSCCON register high byte.
- 3. Write the appropriate value to the NOSCx bits (OSCCON<10:8>) for the new oscillator source.
- 4. Perform the unlock sequence to allow a write to the OSCCON register low byte.
- 5. Set the OSWEN bit to initiate the oscillator switch.

Once the basic sequence is completed, the system clock hardware responds automatically as follows:

- 1. The clock switching hardware compares the COSCx bits with the new value of the NOSCx bits. If they are the same, then the clock switch is a redundant operation. In this case, the OSWEN bit is cleared automatically and the clock switch is aborted.
- If a valid clock switch has been initiated, the LOCK (OSCCON<5>) and CF (OSCCON<3>) bits are cleared.
- The new oscillator is turned on by the hardware if it is not currently running. If a crystal oscillator must be turned on, the hardware will wait until the OST expires. If the new source is using the PLL, then the hardware waits until a PLL lock is detected (LOCK = 1).
- 4. The hardware waits for 10 clock cycles from the new clock source and then performs the clock switch.
- 5. The hardware clears the OSWEN bit to indicate a successful clock transition. In addition, the NOSCx bit values are transferred to the COSCx bits.
- The old clock source is turned off at this time, with the exception of LPRC (if WDT or FSCM are enabled) or SOSC (if SOSCEN remains set).
  - Note 1: The processor will continue to execute code throughout the clock switching sequence. Timing sensitive code should not be executed during this time.
    - 2: Direct clock switches between any primary oscillator mode with PLL and FRCPLL mode are not permitted. This applies to clock switches in either direction. In these instances, the application must switch to FRC mode as a transition clock source between the two PLL modes.

A recommended code sequence for a clock switch includes the following:

- 1. Disable interrupts during the OSCCON register unlock and write sequence.
- Execute the unlock sequence for the OSCCON high byte by writing 78h and 9Ah to OSCCON<15:8> in two back-to-back instructions.
- 3. Write new oscillator source to the NOSCx bits in the instruction immediately following the unlock sequence.
- 4. Execute the unlock sequence for the OSCCON low byte by writing 46h and 57h to OSCCON<7:0> in two back-to-back instructions.
- 5. Set the OSWEN bit in the instruction immediately following the unlock sequence.
- 6. Continue to execute code that is not clock sensitive (optional).
- 7. Invoke an appropriate amount of software delay (cycle counting) to allow the selected oscillator and/or PLL to start and stabilize.
- Check to see if OSWEN is '0'. If it is, the switch was successful. If OSWEN is still set, then check the LOCK bit to determine the cause of failure.

The core sequence for unlocking the OSCCON register and initiating a clock switch is shown in Example 7-1.

### EXAMPLE 7-1: BASIC CODE SEQUENCE FOR CLOCK SWITCHING

;Place the new oscillator selection in WO
;OSCCONH (high byte) Unlock Sequence
MOV #OSCCONH, w1
MOV #0x78, w2
MOV #0x9A, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Set new oscillator selection
MOV.b WREG, OSCCONH
;OSCCONL (low byte) unlock sequence
MOV #OSCCONL, w1
MOV #0x46, w2
MOV #0x57, w3
MOV.b w2, [w1]
MOV.b w3, [w1]
;Start oscillator switch operation
BSET OSCCON,#0

# 7.5 Reference Clock Output

In addition to the CLKO output (Fosc/2) available in certain oscillator modes, the device clock in the PIC24FJ256GA110 family devices can also be configured to provide a reference clock output signal to a port pin. This feature is available in all oscillator configurations and allows the user to select a greater range of clock submultiples to drive external devices in the application.

This reference clock output is controlled by the REFOCON register (Register 7-4). Setting the ROEN bit (REFOCON<15>) makes the clock signal available on the REFO pin. The RODIV bits (REFOCON<11:8>) enable the selection of 16 different clock divider options.

The ROSSLP and ROSEL bits (REFOCON<13:12>) control the availability of the reference output during Sleep mode. The ROSEL bit determines if the oscillator on OSC1 and OSC2, or the current system clock source, is used for the reference clock output. The ROSSLP bit determines if the reference source is available on REFO when the device is in Sleep mode.

To use the reference clock output in Sleep mode, both the ROSSLP and ROSEL bits must be set. The device clock must also be configured for one of the primary modes (EC, HS or XT); otherwise, if the POSCEN bit is not also set, the oscillator on OSC1 and OSC2 will be powered down when the device enters Sleep mode. Clearing the ROSEL bit allows the reference output frequency to change as the system clock changes during any clock switches.

REGISTER 7-4:	<b>REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER</b>
---------------	---

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ROEN	—	ROSSLP	ROSEL	RODIV3	RODIV2	RODIV1	RODIV0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	_	—	—	—	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15	bit 15 <b>ROEN:</b> Reference Oscillator Output Enable bit 1 = Reference oscillator enabled on REFO pin 0 = Reference oscillator disabled						
bit 14	Unimplemen	ted: Read as '	)'				
bit 13	1 = Reference oscillator continues to run in Sleep						
bit 12	<ul> <li>0 = Reference oscillator is disabled in Sleep</li> <li>ROSEL: Reference Oscillator Source Select bit</li> <li>1 = Primary oscillator used as the base clock. Note that the crystal oscillator must be enabled using the FOSC2:FOSC0 bits; crystal maintains the operation in Sleep mode.</li> <li>0 = System clock used as the base clock; base clock reflects any clock switching of the device</li> </ul>						

#### **REGISTER 7-4: REFOCON: REFERENCE OSCILLATOR CONTROL REGISTER (CONTINUED)**

- bit 11-8 RODIV3:RODIV0: Reference Oscillator Divisor Select bits
  - 1111 = Base clock value divided by 32,768
  - 1110 = Base clock value divided by 16,384
  - 1101 = Base clock value divided by 8,192
  - 1100 = Base clock value divided by 4,096
  - 1011 = Base clock value divided by 2,048
  - 1010 = Base clock value divided by 1,024
  - 1001 = Base clock value divided by 512 1000 = Base clock value divided by 256
  - 0111 = Base clock value divided by 128
  - 0110 = Base clock value divided by 64

  - 0101 = Base clock value divided by 32
  - 0100 = Base clock value divided by 16 0011 = Base clock value divided by 8
  - 0010 = Base clock value divided by 4
  - 0001 = Base clock value divided by 2
  - 0000 = Base clock value
- bit 7-0 Unimplemented: Read as '0'

NOTES:

# 8.0 POWER-SAVING FEATURES

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 10. Power-Saving Features" (DS39698).

The PIC24FJ256GA110 family of devices provides the ability to manage power consumption by selectively managing clocking to the CPU and the peripherals. In general, a lower clock frequency and a reduction in the number of circuits being clocked constitutes lower consumed power. All PIC24F devices manage power consumption in four different ways:

- Clock frequency
- Instruction-based Sleep and Idle modes
- Software controlled Doze mode
- · Selective peripheral control in software

Combinations of these methods can be used to selectively tailor an application's power consumption, while still maintaining critical application features, such as timing-sensitive communications.

### 8.1 Clock Frequency and Clock Switching

PIC24F devices allow for a wide range of clock frequencies to be selected under application control. If the system clock configuration is not locked, users can choose low-power or high-precision oscillators by simply changing the NOSC bits. The process of changing a system clock during operation, as well as limitations to the process, are discussed in more detail in **Section 7.0** "Oscillator Configuration".

### 8.2 Instruction-Based Power-Saving Modes

PIC24F devices have two special power-saving modes that are entered through the execution of a special PWRSAV instruction. Sleep mode stops clock operation and halts all code execution; Idle mode halts the CPU and code execution, but allows peripheral modules to continue operation. The assembly syntax of the PWRSAV instruction is shown in Example 8-1. Sleep and Idle modes can be exited as a result of an enabled interrupt, WDT time-out or a device Reset. When the device exits these modes, it is said to "wake-up".

Note:	SLEEP_MODE and IDLE_MODE are con-
	stants defined in the assembler include
	file for the selected device.

### 8.2.1 SLEEP MODE

Sleep mode has these features:

- The system clock source is shut down. If an on-chip oscillator is used, it is turned off.
- The device current consumption will be reduced to a minimum provided that no I/O pin is sourcing current.
- The Fail-Safe Clock Monitor does not operate during Sleep mode since the system clock source is disabled.
- The LPRC clock will continue to run in Sleep mode if the WDT is enabled.
- The WDT, if enabled, is automatically cleared prior to entering Sleep mode.
- Some device features or peripherals may continue to operate in Sleep mode. This includes items such as the input change notification on the I/O ports, or peripherals that use an external clock input. Any peripheral that requires the system clock source for its operation will be disabled in Sleep mode.

The device will wake-up from Sleep mode on any of the these events:

- On any interrupt source that is individually enabled
- On any form of device Reset
- · On a WDT time-out

On wake-up from Sleep, the processor will restart with the same clock source that was active when Sleep mode was entered.

EXAMPLE 8-1: PWRSAV INSTRUCTION SYNTAX

PWRSAV	#SLEEP_MODE	;	Put	the	device	into	SLEEP mode
PWRSAV	#IDLE_MODE	;	Put	the	device	into	IDLE mode

# 8.2.2 IDLE MODE

Idle mode has these features:

- The CPU will stop executing instructions.
- The WDT is automatically cleared.
- The system clock source remains active. By default, all peripheral modules continue to operate normally from the system clock source, but can also be selectively disabled (see Section 8.4 "Selective Peripheral Module Control").
- If the WDT or FSCM is enabled, the LPRC will also remain active.

The device will wake from Idle mode on any of these events:

- Any interrupt that is individually enabled.
- Any device Reset.
- A WDT time-out.

On wake-up from Idle, the clock is reapplied to the CPU and instruction execution begins immediately, starting with the instruction following the PWRSAV instruction or the first instruction in the ISR.

#### 8.2.3 INTERRUPTS COINCIDENT WITH POWER SAVE INSTRUCTIONS

Any interrupt that coincides with the execution of a PWRSAV instruction will be held off until entry into Sleep or Idle mode has completed. The device will then wake-up from Sleep or Idle mode.

# 8.3 Doze Mode

Generally, changing clock speed and invoking one of the power-saving modes are the preferred strategies for reducing power consumption. There may be circumstances, however, where this is not practical. For example, it may be necessary for an application to maintain uninterrupted synchronous communication, even while it is doing nothing else. Reducing system clock speed may introduce communication errors, while using a power-saving mode may stop communications completely.

Doze mode is a simple and effective alternative method to reduce power consumption while the device is still executing code. In this mode, the system clock continues to operate from the same source and at the same speed. Peripheral modules continue to be clocked at the same speed while the CPU clock speed is reduced. Synchronization between the two clock domains is maintained, allowing the peripherals to access the SFRs while the CPU executes code at a slower rate.

Doze mode is enabled by setting the DOZEN bit (CLKDIV<11>). The ratio between peripheral and core clock speed is determined by the DOZE2:DOZE0 bits (CLKDIV<14:12>). There are eight possible configurations, from 1:1 to 1:256, with 1:1 being the default.

It is also possible to use Doze mode to selectively reduce power consumption in event driven applications. This allows clock sensitive functions, such as synchronous communications, to continue without interruption while the CPU Idles, waiting for something to invoke an interrupt routine. Enabling the automatic return to full-speed CPU operation on interrupts is enabled by setting the ROI bit (CLKDIV<15>). By default, interrupt events have no effect on Doze mode operation.

### 8.4 Selective Peripheral Module Control

Idle and Doze modes allow users to substantially reduce power consumption by slowing or stopping the CPU clock. Even so, peripheral modules still remain clocked and thus consume power. There may be cases where the application needs what these modes do not provide: the allocation of power resources to CPU processing with minimal power consumption from the peripherals.

PIC24F devices address this requirement by allowing peripheral modules to be selectively disabled, reducing or eliminating their power consumption. This can be done with two control bits:

- The Peripheral Enable bit, generically named, "XXXEN", located in the module's main control SFR.
- The Peripheral Module Disable (PMD) bit, generically named, "XXXMD", located in one of the PMD control registers.

Both bits have similar functions in enabling or disabling its associated module. Setting the PMD bit for a module disables all clock sources to that module, reducing its power consumption to an absolute minimum. In this state, the control and status registers associated with the peripheral will also be disabled, so writes to those registers will have no effect and read values will be invalid. Many peripheral modules have a corresponding PMD bit.

In contrast, disabling a module by clearing its XXXEN bit disables its functionality, but leaves its registers available to be read and written to. This reduces power consumption, but not by as much as setting the PMD bit does. Most peripheral modules have an enable bit; exceptions include input capture, output compare and RTCC.

To achieve more selective power savings, peripheral modules can also be selectively disabled when the device enters Idle mode. This is done through the control bit of the generic name format, "XXXIDL". By default, all modules that can operate during Idle mode will do so. Using the disable on Idle feature allows further reduction of power consumption during Idle mode, enhancing power savings for extremely critical power applications.

# 9.0 I/O PORTS

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, "Section 12. I/O Ports with Peripheral Pin Select (PPS)" (DS39711).

All of the device pins (except VDD, VSS, MCLR and OSCI/CLKI) are shared between the peripherals and the parallel I/O ports. All I/O input ports feature Schmitt Trigger inputs for improved noise immunity.


# 9.1 Parallel I/O (PIO) Ports

A parallel I/O port that shares a pin with a peripheral is, in general, subservient to the peripheral. The peripheral's output buffer data and control signals are provided to a pair of multiplexers. The multiplexers select whether the peripheral or the associated port has ownership of the output data and control signals of the I/O pin. The logic also prevents "loop through", in which a port's digital output can drive the input of a peripheral that shares the same pin. Figure 9-1 shows how ports are shared with other peripherals and the associated I/O pin to which they are connected. When a peripheral is enabled and the peripheral is actively driving an associated pin, the use of the pin as a general purpose output pin is disabled. The I/O pin may be read, but the output driver for the parallel port bit will be disabled. If a peripheral is enabled, but the peripheral is not actively driving a pin, that pin may be driven by a port.

All port pins have three registers directly associated with their operation as digital I/O. The Data Direction register (TRISx) determines whether the pin is an input or an output. If the data direction bit is a '1', then the pin is an input. All port pins are defined as inputs after a Reset. Reads from the Output Latch register (LATx), read the latch. Writes to the latch, write the latch. Reads from the port (PORTx), read the port pins, while writes to the port pins, write the latch.

Any bit and its associated data and control registers that are not valid for a particular device will be disabled. That means the corresponding LATx and TRISx registers and the port pin will read as zeros.

When a pin is shared with another peripheral or function that is defined as an input only, it is regarded as a dedicated port because there is no other competing source of outputs.



# 9.1.1 OPEN-DRAIN CONFIGURATION

In addition to the PORT, LAT and TRIS registers for data control, each port pin can also be individually configured for either digital or open-drain output. This is controlled by the Open-Drain Control register, ODCx, associated with each port. Setting any of the bits configures the corresponding pin to act as an open-drain output.

The open-drain feature allows the generation of outputs higher than VDD (e.g., 5V) on any desired digital only pins by using external pull-up resistors. The maximum open-drain voltage allowed is the same as the maximum VIH specification.

# 9.2 Configuring Analog Port Pins

The AD1PCFGL and TRIS registers control the operation of the A/D port pins. Setting a port pin as an analog input also requires that the corresponding TRIS bit be set. If the TRIS bit is cleared (output), the digital output level (VOH or VOL) will be converted.

When reading the PORT register, all pins configured as analog input channels will read as cleared (a low level).

Pins configured as digital inputs will not convert an analog input. Analog levels on any pin that is defined as a digital input (including the ANx pins) may cause the input buffer to consume current that exceeds the device specifications.

### 9.2.1 I/O PORT WRITE/READ TIMING

One instruction cycle is required between a port direction change or port write operation and a read operation of the same port. Typically, this instruction would be a NOP.

# 9.3 Input Change Notification

The input change notification function of the I/O ports allows the PIC24FJ256GA110 family of devices to generate interrupt requests to the processor in response to a change of state on selected input pins. This feature is capable of detecting input change of states even in Sleep mode, when the clocks are disabled. Depending on the device pin count, there are up to 81 external inputs that may be selected (enabled) for generating an interrupt request on a change of state.

Registers CNEN1 through CNEN6 contain the interrupt enable control bits for each of the CN input pins. Setting any of these bits enables a CN interrupt for the corresponding pins.

Each CN pin has a both a weak pull-up and a weak pull-down connected to it. The pull-ups act as a current source that is connected to the pin, while the pull-downs act as a current sink that is connected to the pin. These eliminate the need for external resistors when push button or keypad devices are connected. The pull-ups and pull-downs are separately enabled using the CNPU1 through CNPU6 registers (for pull-ups) and the CNPD1 through CNPD6 registers (for pull-downs). Each CN pin has individual control bits for its pull-up and pull-down. Setting a control bit enables the weak pull-up or pull-down for the corresponding pin.

When the internal pull-up is selected, the pin pulls up to VDD - 0.7V (typical). Make certain that there is no external pull-up source when the internal pull-ups are enabled, as the voltage difference can cause a current path.

**Note:** Pull-ups on change notification pins should always be disabled whenever the port pin is configured as a digital output.

# EXAMPLE 9-1: PORT WRITE/READ EXAMPLE

MOV	0xFF00, W0	; Configure PORTB<15:8> as inputs
MOV	W0, TRISBB	; and PORTB<7:0> as outputs
NOP		; Delay 1 cycle
BTSS	PORTB, #13	; Next Instruction

# 9.4 Peripheral Pin Select

A major challenge in general purpose devices is providing the largest possible set of peripheral features while minimizing the conflict of features on I/O pins. In an application that needs to use more than one peripheral multiplexed on a single pin, inconvenient workarounds in application code or a complete redesign may be the only option.

The Peripheral Pin Select feature provides an alternative to these choices by enabling the user's peripheral set selection and their placement on a wide range of I/O pins. By increasing the pinout options available on a particular device, users can better tailor the microcontroller to their entire application, rather than trimming the application to fit the device.

The Peripheral Pin Select feature operates over a fixed subset of digital I/O pins. Users may independently map the input and/or output of any one of many digital peripherals to any one of these I/O pins. Peripheral Pin Select is performed in software and generally does not require the device to be reprogrammed. Hardware safeguards are included that prevent accidental or spurious changes to the peripheral mapping once it has been established.

### 9.4.1 AVAILABLE PINS

The Peripheral Pin Select feature is used with a range of up to 46 pins, depending on the particular device and its pin count. Pins that support the Peripheral Pin Select feature include the designation "RPn" or "RPIn" in their full pin designation, where "n" is the remappable pin number. "RP" is used to designate pins that support both remappable input and output functions, while "RPI" indicates pins that support remappable input functions only.

PIC24FJ256GA110 family devices support a larger number of remappable input only pins than remappable input/output pins. In this device family, there are up to 32 remappable input/output pins, depending on the pin count of the particular device selected; these are numbered RP0 through RP31. Remappable input only pins are numbered above this range, from RPI32 to RPI45 (or the upper limit for that particular device).

See Table 1-4 for a summary of pinout options in each package offering.

### 9.4.2 AVAILABLE PERIPHERALS

The peripherals managed by the Peripheral Pin Select are all digital only peripherals. These include general serial communications (UART and SPI), general purpose timer clock inputs, timer related peripherals (input capture and output compare) and external interrupt inputs. Also included are the outputs of the comparator module, since these are discrete digital signals.

Peripheral Pin Select is not available for  $I^2C^{\text{TM}}$  change notification inputs, RTCC alarm outputs or peripherals with analog inputs.

A key difference between pin select and non pin select peripherals is that pin select peripherals are not associated with a default I/O pin. The peripheral must always be assigned to a specific I/O pin before it can be used. In contrast, non pin select peripherals are always available on a default pin, assuming that the peripheral is active and not conflicting with another peripheral.

### 9.4.2.1 Peripheral Pin Select Function Priority

When a pin selectable peripheral is active on a given I/O pin, it takes priority over all other digital I/O and digital communication peripherals associated with the pin. Priority is given regardless of the type of peripheral that is mapped. Pin select peripherals never take priority over any analog functions associated with the pin.

### 9.4.3 CONTROLLING PERIPHERAL PIN SELECT

Peripheral Pin Select features are controlled through two sets of Special Function Registers: one to map peripheral inputs, and one to map outputs. Because they are separately controlled, a particular peripheral's input and output (if the peripheral has both) can be placed on any selectable function pin without constraint.

The association of a peripheral to a peripheral selectable pin is handled in two different ways, depending on if an input or an output is being mapped.

### 9.4.3.1 Input Mapping

The inputs of the Peripheral Pin Select options are mapped on the basis of the peripheral; that is, a control register associated with a peripheral dictates the pin it will be mapped to. The RPINRx registers are used to configure peripheral input mapping (see Register 9-1 through Register 9-21). Each register contains two sets of 6-bit fields, with each set associated with one of the pin selectable peripherals. Programming a given peripheral's bit field with an appropriate 6-bit value maps the RPn pin with that value to that peripheral. For any given device, the valid range of values for any of the bit fields corresponds to the maximum number of peripheral pin selections supported by the device.

Input Name	Function Name	Register	Function Mapping Bits
External Interrupt 1	INT1	RPINR0	INT1R5:INT1R0
External Interrupt 2	INT2	RPINR1	INT2R5:INT2R0
External Interrupt 3	INT3	RPINR1	INT3R5:INT3R0
External Interrupt 4	INT4	RPINR2	INT4R5:INT4R0
Input Capture 1	IC1	RPINR7	IC1R5:IC1R0
Input Capture 2	IC2	RPINR7	IC2R5:IC2R0
Input Capture 3	IC3	RPINR8	IC3R5:IC3R0
Input Capture 4	IC4	RPINR8	IC4R5:IC4R0
Input Capture 5	IC5	RPINR9	IC5R5:IC5R0
Input Capture 6	IC6	RPINR9	IC6R5:IC6R0
Input Capture 7	IC7	RPINR10	IC7R5:IC7R0
Input Capture 8	IC8	RPINR10	IC8R5:IC8R0
Input Capture 9	IC9	RPINR15	IC9R5:IC9R0
Output Compare Fault A	OCFA	RPINR11	OCFAR5:OCFAR0
Output Compare Fault B	OCFB	RPINR11	OCFBR5:OCFBR0
SPI1 Clock Input	SCK1IN	RPINR20	SCK1R5:SCK1R0
SPI1 Data Input	SDI1	RPINR20	SDI1R5:SDI1R0
SPI1 Slave Select Input	SS1IN	RPINR21	SS1R5:SS1R0
SPI2 Clock Input	SCK2IN	RPINR22	SCK2R5:SCK2R0
SPI2 Data Input	SDI2	RPINR22	SDI2R5:SDI2R0
SPI2 Slave Select Input	SS2IN	RPINR23	SS2R5:SS2R0
SPI3 Clock Input	SCK3IN	RPINR23	SCK3R5:SCK3R0
SPI3 Data Input	SDI3	RPINR28	SDI3R5:SDI3R0
SPI3 Slave Select Input	SS3IN	RPINR29	SS3R5:SS3R0
Timer1 External Clock	T1CK	RPINR2	T1CKR5:T1CKR0
Timer2 External Clock	T2CK	RPINR3	T2CKR5:T2CKR0
Timer3 External Clock	T3CK	RPINR3	T3CKR5:T3CKR0
Timer4 External Clock	T4CK	RPINR4	T4CKR5:T4CKR0
Timer5 External Clock	T5CK	RPINR4	T5CKR5:T5CKR0
UART1 Clear To Send	U1CTS	RPINR18	U1CTSR5:U1CTSR0
UART1 Receive	U1RX	RPINR18	U1RXR5:U1RXR0
UART2 Clear To Send	U2CTS	RPINR19	U2CTSR5:U2CTSR0
UART2 Receive	U2RX	RPINR19	U2RXR5:U2RXR0
UART3 Clear To Send	U3CTS	RPINR21	U3CTSR5:U3CTSR0
UART3 Receive	U3RX	RPINR17	U3RXR5:U3RXR0
UART4 Clear To Send	U4CTS	RPINR27	U4CTSR5:U4CTSR0
UART4 Receive	U4RX	RPINR27	U4RXR5:U4RXR0

TABLE 9-1: SELECTABLE INPUT SOURCES (MAPS INPUT TO FUNCTION)<sup>(1)</sup>

Note 1: Unless otherwise noted, all inputs use the Schmitt Trigger input buffers.

### 9.4.3.2 Output Mapping

In contrast to inputs, the outputs of the Peripheral Pin Select options are mapped on the basis of the pin. In this case, a control register associated with a particular pin dictates the peripheral output to be mapped. The RPORx registers are used to control output mapping. Each register contains two 6-bit fields, with each field being associated with one RPn pin (see Register 9-22 through Register 9-37). The value of the bit field corresponds to one of the peripherals and that peripheral's output is mapped to the pin (see Table 9-2).

Because of the mapping technique, the list of peripherals for output mapping also includes a null value of '000000'. This permits any given pin to remain disconnected from the output of any of the pin selectable peripherals.

<b>TABLE 9-2</b> :	SELECTABLE OUTPUT SOURCES	

Output Function Number <sup>(1)</sup>	Function	Output Name
0	NULL <sup>(2)</sup>	Null
1	C1OUT	Comparator 1 Output
2	C2OUT	Comparator 2 Output
3	U1TX	UART1 Transmit
4	U1RTS <sup>(3)</sup>	UART1 Request To Send
5	U2TX	UART2 Transmit
6	U2RTS <sup>(3)</sup>	UART2 Request To Send
7	SDO1	SPI1 Data Output
8	SCK1OUT	SPI1 Clock Output
9	SS1OUT	SPI1 Slave Select Output
10	SDO2	SPI2 Data Output
11	SCK2OUT	SPI2 Clock Output
12	SS2OUT	SPI2 Slave Select Output
18	OC1	Output Compare 1
19	OC2	Output Compare 2
20	OC3	Output Compare 3
21	OC4	Output Compare 4
22	OC5	Output Compare 5
23	OC6	Output Compare 6
24	OC7	Output Compare 7
25	OC8	Output Compare 8
28	U3TX	UART3 Transmit
29	U3RTS <sup>(3)</sup>	UART3 Request To Send
30	U4TX	UART4 Transmit
31	U4RTS <sup>(3)</sup>	UART4 Request To Send
32	SDO3	SPI3 Data Output
33	SCK3OUT	SPI3 Clock Output
34	SS3OUT	SPI3 Slave Select Output
35	OC9	Output Compare 9
37-63	(unused)	NC

Note 1: Setting the RPORx register with the listed value assigns that output function to the associated RPn pin.

2: The NULL function is assigned to all RPn outputs at device Reset and disables the RPn output function.

3: IrDA<sup>®</sup> BCLK functionality uses this output.

### 9.4.3.3 Mapping Limitations

The control schema of the Peripheral Pin Select is extremely flexible. Other than systematic blocks that prevent signal contention caused by two physical pins being configured as the same functional input or two functional outputs configured as the same pin, there are no hardware enforced lock outs. The flexibility extends to the point of allowing a single input to drive multiple peripherals or a single functional output to drive multiple output pins.

#### 9.4.3.4 Mapping Exceptions for PIC24FJ256GA110 Family Devices

Although the PPS registers theoretically allow for up to 64 remappable I/O pins, not all of these are implemented in all devices. For PIC24FJ256GA110 family devices, the maximum number of remappable pins available are 46, which includes 14 input only pins. In addition, some pins in the RP and RPI sequences are unimplemented in lower pin count devices. The differences in available remappable pins are summarized in Table 9-3.

When developing applications that use remappable pins, users should also keep these things in mind:

- For the RPINRx registers, bit combinations corresponding to an unimplemented pin for a particular device are treated as invalid; the corresponding module will not have an input mapped to it. For all PIC24FJ256GA110 family devices, this includes all values greater than 45 ('101101').
- For RPORx registers, the bit fields corresponding to an unimplemented pin will also be unimplemented. Writing to these fields will have no effect.

# 9.4.4 CONTROLLING CONFIGURATION CHANGES

Because peripheral remapping can be changed during run time, some restrictions on peripheral remapping are needed to prevent accidental configuration changes. PIC24F devices include three features to prevent alterations to the peripheral map:

- · Control register lock sequence
- · Continuous state monitoring
- Configuration bit remapping lock

# 9.4.4.1 Control Register Lock

Under normal operation, writes to the RPINRx and RPORx registers are not allowed. Attempted writes will appear to execute normally, but the contents of the registers will remain unchanged. To change these registers, they must be unlocked in hardware. The register lock is controlled by the IOLOCK bit (OSCCON<6>). Setting IOLOCK prevents writes to the control registers; clearing IOLOCK allows writes.

To set or clear IOLOCK, a specific command sequence must be executed:

- 1. Write 46h to OSCCON<7:0>.
- 2. Write 57h to OSCCON<7:0>.
- 3. Clear (or set) IOLOCK as a single operation.

Unlike the similar sequence with the oscillator's LOCK bit, IOLOCK remains in one state until changed. This allows all of the Peripheral Pin Selects to be configured with a single unlock sequence followed by an update to all control registers, then locked with a second lock sequence.

### 9.4.4.2 Continuous State Monitoring

In addition to being protected from direct writes, the contents of the RPINRx and RPORx registers are constantly monitored in hardware by shadow registers. If an unexpected change in any of the registers occurs (such as cell disturbances caused by ESD or other external events), a Configuration Mismatch Reset will be triggered.

### 9.4.4.3 Configuration Bit Pin Select Lock

As an additional level of safety, the device can be configured to prevent more than one write session to the RPINRx and RPORx registers. The IOL1WAY (CW2<4>) Configuration bit blocks the IOLOCK bit from being cleared after it has been set once. If IOLOCK remains set, the register unlock procedure will not execute and the Peripheral Pin Select Control registers cannot be written to. The only way to clear the bit and re-enable peripheral remapping is to perform a device Reset.

In the default (unprogrammed) state, IOL1WAY is set, restricting users to one write session. Programming IOL1WAY allows users unlimited access (with the proper use of the unlock sequence) to the Peripheral Pin Select registers.

#### RP Pins (I/O) **RPI Pins Device Pin Count** Total Unimplemented Total Unimplemented 2 64-pin 29 RP5, RP15, RP31 RPI32-36, RPI38-44 31 **RP31** 11 RPI32, RPI39, RPI41 80-pin 32 14 100-pin \_\_\_\_ \_\_\_\_

#### TABLE 9-3: REMAPPABLE PIN EXCEPTIONS FOR PIC24FJ256GA110 FAMILY DEVICES

### 9.4.5 CONSIDERATIONS FOR PERIPHERAL PIN SELECTION

The ability to control peripheral pin selection introduces several considerations into application design that could be overlooked. This is particularly true for several common peripherals that are available only as remappable peripherals.

The main consideration is that the Peripheral Pin Selects are not available on default pins in the device's default (Reset) state. Since all RPINRx registers reset to '111111' and all RPORx registers reset to '000000', all Peripheral Pin Select inputs are tied to Vss and all Peripheral Pin Select outputs are disconnected.

Note:	In tying Peripheral Pin Select inputs to						
	RP63, RP63 does not have to exist on a						
	device for the registers to be reset to it.						

This situation requires the user to initialize the device with the proper peripheral configuration before any other application code is executed. Since the IOLOCK bit resets in the unlocked state, it is not necessary to execute the unlock sequence after the device has come out of Reset. For application safety, however, it is best to set IOLOCK and lock the configuration after writing to the control registers.

Because the unlock sequence is timing critical, it must be executed as an assembly language routine in the same manner as changes to the oscillator configuration. If the bulk of the application is written in C or another high-level language, the unlock sequence should be performed by writing inline assembly.

Choosing the configuration requires the review of all Peripheral Pin Selects and their pin assignments, especially those that will not be used in the application. In all cases, unused pin-selectable peripherals should be disabled completely. Unused peripherals should have their inputs assigned to an unused RPn pin function. I/O pins with unused RPn functions should be configured with the null peripheral output.

The assignment of a peripheral to a particular pin does not automatically perform any other configuration of the pin's I/O circuitry. In theory, this means adding a pin-selectable output to a pin may mean inadvertently driving an existing peripheral input when the output is driven. Users must be familiar with the behavior of other fixed peripherals that share a remappable pin and know when to enable or disable them. To be safe, fixed digital peripherals that share the same pin should be disabled when not in use. Along these lines, configuring a remappable pin for a specific peripheral does not automatically turn that feature on. The peripheral must be specifically configured for operation and enabled, as if it were tied to a fixed pin. Where this happens in the application code (immediately following device Reset and peripheral configuration or inside the main application routine) depends on the peripheral and its use in the application.

A final consideration is that Peripheral Pin Select functions neither override analog inputs, nor reconfigure pins with analog functions for digital I/O. If a pin is configured as an analog input on device Reset, it must be explicitly reconfigured as digital I/O when used with a Peripheral Pin Select.

Example 9-2 shows a configuration for bidirectional communication with flow control using UART1. The following input and output functions are used:

- Input Functions: U1RX, U1CTS
- Output Functions: U1TX, U1RTS

#### EXAMPLE 9-2: CONFIGURING UART1 INPUT AND OUTPUT FUNCTIONS

	sters		
asm volatile (		#OSCCON, w1	\n"
	"MOV	#0x46, w2	\n"
		#0x57, w3	
		· ·	\n"
		w3, [w1]	
		SCCON, #6");	
// Configure I // Assign U RPINR18bits // Assign U RPINR18bits	JIRX TO H S.UIRXR = JICTS TO	Pin RPO = 0; Pin RP1	9-1))
// Configure O	utput Fu	nctions (Table	9-2)
// Assign ( RPOR1bits.)	JITX TO H	Pin RP2	
// Assign (	JITX TO H RP2R = 3; JIRTS TO	Pin RP2 Pin RP3	
// Assign U RPOR1bits.H // Assign U RPOR1bits.H	JITX TO H RP2R = 3; JIRTS TO RP3R = 4;	Pin RP2 Pin RP3	
// Assign U RPOR1bits.H // Assign U	JITX TO H RP2R = 3; JIRTS TO RP3R = 4; ers	Pin RP2 Pin RP3	
<pre>// Assign t RPORIbits.I // Assign t RPORIbits.I // Lock Regist</pre>	JITX TO H RP2R = 3; JIRTS TO RP3R = 4; ers "MOV	Pin RP2 Pin RP3	
<pre>// Assign t RPORIbits.I // Assign t RPORIbits.I // Lock Regist</pre>	JITX TO H RP2R = 3; JIRTS TO RP3R = 4; ers "MOV "MOV	Pin RP2 Pin RP3 #OSCCON, w1	\n" \n"
<pre>// Assign t RPORIbits.I // Assign t RPORIbits.I // Lock Regist</pre>	JITX TO F RP2R = 3; JIRTS TO RP3R = 4; ers "MOV "MOV "MOV	<pre>Pin RP2 Pin RP3 #OSCCON, w1 #0x46, w2 #0x57, w3</pre>	\n" \n" \n"
<pre>// Assign t RPORIbits.I // Assign t RPORIbits.I // Lock Regist</pre>	JITX TO F RP2R = 3; JIRTS TO RP3R = 4; ers "MOV "MOV "MOV.b	<pre>Pin RP2 Pin RP3 #OSCCON, w1 #0x46, w2 #0x57, w3</pre>	\n" \n" \n"

### 9.4.6 PERIPHERAL PIN SELECT REGISTERS

The PIC24FJ256GA110 family of devices implements a total of 37 registers for remappable peripheral configuration:

• Input Remappable Peripheral Registers (21)

bit 7

• Output Remappable Peripheral Registers (16)

Note: Input and output register values can only be changed if IOLOCK (OSCCON<6>) = 0. See Section 9.4.4.1 "Control Register Lock" for a specific command sequence.

bit 0

### REGISTER 9-1: RPINR0: PERIPHERAL PIN SELECT INPUT REGISTER 0

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT1R5	INT1R4	INT1R3	INT1R2	INT1R1	INT1R0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—	—	—	_	—	—

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14Unimplemented: Read as '0'bit 13-8INT1R5:INT1R0: Assign External Interrupt 1 (INT1) to Corresponding RPn or RPIn Pin bitsbit 7-0Unimplemented: Read as '0'

### REGISTER 9-2: RPINR1: PERIPHERAL PIN SELECT INPUT REGISTER 1

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	INT3R5	INT3R4	INT3R3	INT3R2	INT3R1	INT3R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT2R5	INT2R4	INT2R3	INT2R2	INT2R1	INT2R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14Unimplemented: Read as '0'bit 13-8INT3R5:INT3R0: Assign External Interrupt 3 (INT3) to Corresponding RPn or RPIn Pin bitsbit 7-6Unimplemented: Read as '0'bit 5-0INT2R5:INT2R0: Assign External Interrupt 2 (INT2) to Corresponding RPn or RPIn Pin bits

#### REGISTER 9-3: RPINR2: PERIPHERAL PIN SELECT INPUT REGISTER 2

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T1CKR5	T1CKR4	T1CKR3	T1CKR2	T1CKR1	T1CKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	INT4R5	INT4R4	INT4R3	INT4R2	INT4R1	INT4R0
bit 7							bit 0

Legend:			
R = Readable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	T1CKR5:T1CKR0: Assign Timer1 External Clock (T1CK) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	INT4R5:INT4R0: Assign External Interrupt 4 (INT4) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-4: RPINR3: PERIPHERAL PIN SELECT INPUT REGISTER 3

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T3CKR5	T3CKR4	T3CKR3	T3CKR2	T3CKR1	T3CKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	T2CKR5	T2CKR4	T2CKR3	T2CKR2	T2CKR1	T2CKR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **T3CKR5:T3CKR0:** Assign Timer3 External Clock (T3CK) to Corresponding RPn or RPIn Pin bits bit 7-6 **Unimplemented:** Read as '0'

bit 5-0 T2CKR5:T2CKR0: Assign Timer2 External Clock (T2CK) to Corresponding RPn or RPIn Pin bits

© 2008 Microchip Technology Inc.

### REGISTER 9-5: RPINR4: PERIPHERAL PIN SELECT INPUT REGISTER 4

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T5CKR5	T5CKR4	T5CKR3	T5CKR2	T5CKR1	T5CKR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	T4CKR5	T4CKR4	T4CKR3	T4CKR2	T4CKR1	T4CKR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14Unimplemented: Read as '0'bit 13-8T5CKR5:T5CKR0: Assign Timer5 External Clock (T5CK) to Corresponding RPn or RPIn Pin bitsbit 7-6Unimplemented: Read as '0'bit 5-0T4CKR5:T4CKR0: Assign Timer4 External Clock (T4CK) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-6: RPINR7: PERIPHERAL PIN SELECT INPUT REGISTER 7

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC2R5	IC2R4	IC2R3	IC2R2	IC2R1	IC2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC1R5	IC1R4	IC1R3	IC1R2	IC1R1	IC1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC2R5:IC2R0: Assign Input Capture 2 (IC2) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC1R5:IC1R0: Assign Input Capture 1 (IC1) to Corresponding RPn or RPIn Pin bits

#### REGISTER 9-7: RPINR8: PERIPHERAL PIN SELECT INPUT REGISTER 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	_	IC4R5	IC4R4	IC4R3	IC4R2	IC4R1	IC4R0
bit 15			•		•		bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—		IC3R5	IC3R4	IC3R3	IC3R2	IC3R1	IC3R0
bit 7		•					bit 0
Legend:							

Legena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC4R5:IC4R0: Assign Input Capture 4 (IC4) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC3R5:IC3R0: Assign Input Capture 3 (IC3) to Corresponding RPn or RPIn Pin bits

#### REGISTER 9-8: RPINR9: PERIPHERAL PIN SELECT INPUT REGISTER 9

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC6R5	IC6R4	IC6R3	IC6R2	IC6R1	IC6R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	IC5R5	IC5R4	IC5R3	IC5R2	IC5R1	IC5R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	id as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC6R5:IC6R0: Assign Input Capture 6 (IC6) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 IC5R5:IC5R0: Assign Input Capture 5 (IC5) to Corresponding RPn or RPIn Pin bits

© 2008 Microchip Technology Inc.

### REGISTER 9-9: RPINR10: PERIPHERAL PIN SELECT INPUT REGISTER 10

-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			nown
R = Readable	bit	W = Writable I	e bit U = Unimplemented bit, read as '0'				
Legend:							
							bit 0
bit 7							bit 0
		IC7R5	IC7R4	IC7R3	IC7R2	IC7R1	IC7R0
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
							5110
bit 15	•					•	bit 8
_	_	IC8R5	IC8R4	IC8R3	IC8R2	IC8R1	IC8R0
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1

bit 15-14	Unimplemented: Read as '0'
bit 13-8	IC8R5:IC8R0: Assign Input Capture 8 (IC8) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	IC7R5:IC7R0: Assign Input Capture 7 (IC7) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-10: RPINR11: PERIPHERAL PIN SELECT INPUT REGISTER 11

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFBR5	OCFBR4	OCFBR3	OCFBR2	OCFBR1	OCFBR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	OCFAR5	OCFAR4	OCFAR3	OCFAR2	OCFAR1	OCFAR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **OCFBR5:OCFBR0:** Assign Output Compare Fault B (OCFB) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 OCFAR5:OCFAR0: Assign Output Compare Fault A (OCFA) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-11: RPINR15: PERIPHERAL PIN SELECT INPUT REGISTER 15

-n = Value at POR '1' = Bit is set		'0' = Bit is cleared x = Bit is unknown						
R = Readable	e bit	W = Writable b	pit	U = Unimplem	mented bit, read as '0'			
Legend:								
bit 7							bit (	
		—	_	—	_			
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
bit 15							bit 8	
—		IC9R5	IC9R4	IC9R3	IC9R2	IC9R1	IC9R0	
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 IC9R5:IC9R0: Assign Input Capture 9 (IC9) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

### REGISTER 9-12: RPINR17: PERIPHERAL PIN SELECT INPUT REGISTER 17

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3RXR5	U3RXR4	U3RXR3	U3RXR2	U3RXR1	U3RXR0
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3RXR5:U3RXR0: Assign UART3 Receive (U3RX) to Corresponding RPn or RPIn Pin bits

bit 7-0 Unimplemented: Read as '0'

### REGISTER 9-13: RPINR18: PERIPHERAL PIN SELECT INPUT REGISTER 18

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1CTSR5	U1CTSR4	U1CTSR3	U1CTSR2	U1CTSR1	U1CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U1RXR5	U1RXR4	U1RXR3	U1RXR2	U1RXR1	U1RXR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U1CTSR5:U1CTSR0: Assign UART1 Clear to Send (U1CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U1RXR5:U1RXR0: Assign UART1 Receive (U1RX) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-14: RPINR19: PERIPHERAL PIN SELECT INPUT REGISTER 19

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2CTSR5	U2CTSR4	U2CTSR3	U2CTSR2	U2CTSR1	U2CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U2RXR5	U2RXR4	U2RXR3	U2RXR2	U2RXR1	U2RXR0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit,	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U2CTSR5:U2CTSR0: Assign UART2 Clear to Send (U2CTS) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 U2RXR5:U2RXR0: Assign UART2 Receive (U2RX) to Corresponding RPn or RPIn Pin bits

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK1R5	SCK1R4	SCK1R3	SCK1R2	SCK1R1	SCK1R0
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	—	SDI1R5	SDI1R4	SDI1R3	SDI1R2	SDI1R1	SDI1R0
bit 7							bit 0

### REGISTER 9-15: RPINR20: PERIPHERAL PIN SELECT INPUT REGISTER 20

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK1R5:SCK1R0: Assign SPI1 Clock Input (SCK1IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI1R5:SDI1R0: Assign SPI1 Data Input (SDI1) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-16: RPINR21: PERIPHERAL PIN SELECT INPUT REGISTER 21

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U3CTSR5	U3CTSR4	U3CTSR3	U3CTSR2	U3CTSR1	U3CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS1R5	SS1R4	SS1R3	SS1R2	SS1R1	SS1R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 U3CTSR5:U3CTSR0: Assign UART3 Clear to Send (U3CTS) to Corresponding RPn or RPIn Pin bits bit 7-6 Unimplemented: Read as '0'

bit 5-0 SS1R5:SS1R0: Assign SPI1 Slave Select Input (SS1IN) to Corresponding RPn or RPIn Pin bits

© 2008 Microchip Technology Inc.

### REGISTER 9-17: RPINR22: PERIPHERAL PIN SELECT INPUT REGISTER 22

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK2R5	SCK2R4	SCK2R3	SCK2R2	SCK2R1	SCK2R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	SDI2R5	SDI2R4	SDI2R3	SDI2R2	SDI2R1	SDI2R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	U = Unimplemented bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0'
bit 13-8	SCK2R5:SCK2R0: Assign SPI2 Clock Input (SCK2IN) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	SDI2R5:SDI2R0: Assign SPI2 Data Input (SDI2) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-18: RPINR23: PERIPHERAL PIN SELECT INPUT REGISTER 23

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SCK3R5	SCK3R4	SCK3R3	SCK3R2	SCK3R1	SCK3R0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	SS2R5	SS2R4	SS2R3	SS2R2	SS2R1	SS2R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 SCK3R5:SCK3R0: Assign SPI3 Clock Input (SCK3IN) to Corresponding RPn or RPIn Pin bits

bit 7-6 Unimplemented: Read as '0'

bit 5-0 SS2R5:SS2R0: Assign SPI2 Slave Select Input (SS2IN) to Corresponding RPn or RPIn Pin bits

REGISTER 9-19:	RPINR27: PERIPHERAL PIN SELECT INPUT REGISTER 27
----------------	--

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4CTSR5	U4CTSR4	U4CTSR3	U4CTSR2	U4CTSR1	U4CTSR0
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
—	—	U4RXR5	U4RXR4	U4RXR3	U4RXR2	U4RXR1	U4RXR0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	U4CTSR5:U4CTSR0: Assign UART4 Clear to Send (U4CTS) to Corresponding RPn or RPIn Pin bits
bit 7-6	Unimplemented: Read as '0'
bit 5-0	U4RXR5:U4RXR0: Assign UART4 Receive (U4RX) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-20: RPINR28: PERIPHERAL PIN SELECT INPUT REGISTER 28

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
_	—	SDI3R5	SDI3R4	SDI3R3	SDI3R2	SDI3R1	SDI3R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-6 Unimplemented: Read as '0'

bit 5-0 SDI3R5:SDI3R0: Assign SPI3 Data Input (SDI3) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-21: RPINR29: PERIPHERAL PIN SELECT INPUT REGISTER 29

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8
U-0	U-0	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
	_	SS3R5	SS3R4	SS3R3	SS3R2	SS3R1	SS3R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		pit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown			nown	

bit 15-6 Unimplemented: Read as '0'

bit 5-0 SS3R5:SS3R0: Assign SPI3 Slave Select Input (SS31IN) to Corresponding RPn or RPIn Pin bits

### REGISTER 9-22: RPOR0: PERIPHERAL PIN SELECT OUTPUT REGISTER 0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	_	RP1R5	RP1R4	RP1R3	RP1R2	RP1R1	RP1R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP0R5	RP0R4	RP0R3	RP0R2	RP0R1	RP0R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'

- bit 13-8
   RP1R5:RP1R0: RP1 Output Pin Mapping bits

   Peripheral output number n is assigned to pin RP1 (see Table 9-2 for peripheral function numbers).

   bit 7-6
   Unimplemented: Read as '0'

   bit 5-0
   RP0R5:RP0R0: RP0 Output Pin Mapping bits
- Peripheral output number n is assigned to pin RP0 (see Table 9-2 for peripheral function numbers).

### REGISTER 9-23: RPOR1: PERIPHERAL PIN SELECT OUTPUT REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP3R5	RP3R4	RP3R3	RP3R2	RP3R1	RP3R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP2R5	RP2R4	RP2R3	RP2R2	RP2R1	RP2R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP3R5:RP3R0:** RP3 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP3 (see Table 9-2 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP2R5:RP2R0: RP2 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP2 (see Table 9-2 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP5R5 <sup>(1)</sup>	RP5R4 <sup>(1)</sup>	RP5R3 <sup>(1)</sup>	RP5R2 <sup>(1)</sup>	RP5R1 <sup>(1)</sup>	RP5R0 <sup>(1)</sup>
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP4R5	RP4R4	RP4R3	RP4R2	RP4R1	RP4R0
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	l as '0'		
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown		nown		

### REGISTER 9-24: RPOR2: PERIPHERAL PIN SELECT OUTPUT REGISTER 2

bit 15-14 Unimplemented: Read as '0'

bit 13-8	RP5R5:RP5R0: RP5 Output Pin Mapping bits <sup>(1)</sup>
	Peripheral output number n is assigned to pin RP5 (see Table 9-2 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP4R5:RP4R0: RP4 Output Pin Mapping bits
	Peripheral output number n is assigned to pin RP4 (see Table 9-2 for peripheral function numbers).

Note 1: Unimplemented in 64-pin devices; read as '0'.

### REGISTER 9-25: RPOR3: PERIPHERAL PIN SELECT OUTPUT REGISTER 3

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP7R5	RP7R4	RP7R3	RP7R2	RP7R1	RP7R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	_	RP6R5	RP6R4	RP6R3	RP6R2	RP6R1	RP6R0
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP7R5: RP7R0:** RP7 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP7 (see Table 9-2 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP6R5:RP6R0:** RP6 Output Pin Mapping bits Peripheral output number n is assigned to pin RP6 (see Table 9-2 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP9R5	RP9R4	RP9R3	RP9R2	RP9R1	RP9R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP8R5	RP8R4	RP8R3	RP8R2	RP8R1	RP8R0
bit 7							bit 0

Legend:						
R = Readable bit	W = Writable bit	ritable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-14	Unimplemented: Read as '0'
-----------	----------------------------

bit 13-8RP9R5:RP9R0: RP9 Output Pin Mapping bits<br/>Peripheral output number n is assigned to pin RP9 (see Table 9-2 for peripheral function numbers).bit 7-6Unimplemented: Read as '0'bit 5-0RP8R5:RP8R0: RP8 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP8 (see Table 9-2 for peripheral function numbers).

#### REGISTER 9-27: RPOR5: PERIPHERAL PIN SELECT OUTPUT REGISTER 5

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP11R5	RP11R4	RP11R3	RP11R2	RP11R1	RP11R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP10R5	RP10R4	RP10R3	RP10R2	RP10R1	RP10R0
bit 7							bit 0

Legend:					
R = Readable bit	= Readable bit W = Writable bit U = Unimplemented bit, read as '0'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP11R5: RP11R0:** RP11 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP11 (see Table 9-2 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP10R5:RP10R0: RP10 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP10 (see Table 9-2 for peripheral function numbers).

© 2008 Microchip Technology Inc.

### REGISTER 9-28: RPOR6: PERIPHERAL PIN SELECT OUTPUT REGISTER 6

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP13R5	RP13R4	RP13R3	RP13R2	RP13R1	RP13R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP12R5	RP12R4	RP12R3	RP12R2	RP12R1	RP12R0
bit 7							bit 0

Legend:				
R = Readable bit	idable bit W = Writable bit U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8RP13R5:RP13R0: RP13 Output Pin Mapping bits<br/>Peripheral output number n is assigned to pin RP13 (see Table 9-2 for peripheral function numbers).bit 7-6Unimplemented: Read as '0'bit 5-0RP12R5:RP12R0: RP12 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP12 (see Table 9-2 for peripheral function numbers).

### REGISTER 9-29: RPOR7: PERIPHERAL PIN SELECT OUTPUT REGISTER 7

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP15R5 <sup>(1)</sup>	RP15R4 <sup>(1)</sup>	RP15R3 <sup>(1)</sup>	RP15R2 <sup>(1)</sup>	RP15R1 <sup>(1)</sup>	RP15R0 <sup>(1)</sup>
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP14R5	RP14R4	RP14R3	RP14R2	RP14R1	RP14R0
bit 7							bit 0

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'		
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP15R5:RP15R0:** RP15 Output Pin Mapping bits<sup>(1)</sup>

Peripheral output number n is assigned to pin RP15 (see Table 9-2 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP14R5:RP14R0:** RP14 Output Pin Mapping bits Peripheral output number n is assigned to pin RP14 (see Table 9-2 for peripheral function numbers).

Note 1: Unimplemented in 64-pin devices; read as '0'.

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	_	RP17R5	RP17R4	RP17R3	RP17R2	RP17R1	RP17R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP16R5	RP16R4	RP16R3	RP16R2	RP16R1	RP16R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP17R5:RP17R0: RP17 Output Pin Mapping bits
	Peripheral output number n is assigned to pin RP17 (see Table 9-2 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP16R5:RP16R0: RP16 Output Pin Mapping bits
	Peripheral output number n is assigned to pin RP16 (see Table 9-2 for peripheral function numbers).

### REGISTER 9-31: RPOR9: PERIPHERAL PIN SELECT OUTPUT REGISTER 9

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP19R5	RP19R4	RP19R3	RP19R2	RP19R1	RP19R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP18R5	RP18R4	RP18R3	RP18R2	RP18R1	RP18R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP19R5: RP19R0:** RP19 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP19 (see Table 9-2 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 **RP18R5:RP18R0:** RP18 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP18 (see Table 9-2 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP21R5	RP21R4	RP21R3	RP21R2	RP21R1	RP21R0
bit 15							bit 8
U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP20R5	RP20R4	RP20R3	RP20R2	RP20R1	RP20R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP21R5:RP21R0:** RP21 Output Pin Mapping bits<br/>Peripheral output number n is assigned to pin RP21 (see Table 9-2 for peripheral function numbers).bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP20R5:RP20R0:** RP20 Output Pin Mapping bits Peripheral output number n is assigned to pin RP20 (see Table 9-2 for peripheral function numbers).

#### REGISTER 9-33: RPOR11: PERIPHERAL PIN SELECT OUTPUT REGISTER 11

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP23R5	RP23R4	RP23R3	RP23R2	RP23R1	RP23R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP22R5	RP22R4	RP22R3	RP22R2	RP22R1	RP22R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP23R5:RP23R0:** RP23 Output Pin Mapping bits Peripheral output number n is assigned to pin RP23 (see Table 9-2 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0**RP22R5:RP22R0:** RP22 Output Pin Mapping bitsPeripheral output number n is assigned to pin RP22 (see Table 9-2 for peripheral function numbers).

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—		RP25R5	RP25R4	RP25R3	RP25R2	RP25R1	RP25R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP24R5	RP24R4	RP24R3	RP24R2	RP24R1	RP24R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13-8	RP25R5:RP25R0: RP25 Output Pin Mapping bits
	Peripheral output number n is assigned to pin RP25 (see Table 9-2 for peripheral function numbers).
bit 7-6	Unimplemented: Read as '0'
bit 5-0	RP24R5:RP24R0: RP24 Output Pin Mapping bits
	Peripheral output number n is assigned to pin RP24 (see Table 9-2 for peripheral function numbers).

# REGISTER 9-35: RPOR13: PERIPHERAL PIN SELECT OUTPUT REGISTER 13

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP27R5	RP27R4	RP27R3	RP27R2	RP27R1	RP27R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP26R5	RP26R4	RP26R3	RP26R2	RP26R1	RP26R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

bit 13-8 RP27R5:RP27R0: RP27 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP27 (see Table 9-2 for peripheral function numbers).

bit 7-6 Unimplemented: Read as '0'

bit 5-0 RP26R5:RP26R0: RP26 Output Pin Mapping bits

Peripheral output number n is assigned to pin RP26 (see Table 9-2 for peripheral function numbers).

### REGISTER 9-36: RPOR14: PERIPHERAL PIN SELECT OUTPUT REGISTER 14

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP29R5	RP29R4	RP29R3	RP29R2	RP29R1	RP29R0
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
—	—	RP28R5	RP28R4	RP28R3	RP28R2	RP28R1	RP28R0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14 Unimplemented: Read as '0'

- bit 13-8**RP29R5:RP29R0:** RP29 Output Pin Mapping bits<br/>Peripheral output number n is assigned to pin RP29 (see Table 9-2 for peripheral function numbers).bit 7-6**Unimplemented:** Read as '0'
- bit 5-0 **RP28R5:RP28R0:** RP28 Output Pin Mapping bits Peripheral output number n is assigned to pin RP28 (see Table 9-2 for peripheral function numbers).

### REGISTER 9-37: RPOR15: PERIPHERAL PIN SELECT OUTPUT REGISTER 15

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	RP31R5 <sup>(1)</sup>	RP31R4 <sup>(1)</sup>	RP31R3 <sup>(1)</sup>	RP31R2 <sup>(1)</sup>	RP31R1 <sup>(1)</sup>	RP31R0 <sup>(1)</sup>
bit 15							bit 8

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
_	—	RP30R5 <sup>(2)</sup>	RP30R4 <sup>(2)</sup>	RP30R3 <sup>(2)</sup>	RP30R2 <sup>(2)</sup>	RP30R1 <sup>(2)</sup>	RP30R0 <sup>(2)</sup>
bit 7							bit 0

Legend:					
R = Readable bit	W = Writable bit	U = Unimplemented bit, read as '0'			
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown		

bit 15-14 Unimplemented: Read as '0'

bit 13-8 **RP31R5:RP31R0:** RP31 Output Pin Mapping bits<sup>(1)</sup> Peripheral output number n is assigned to pin RP31 (see Table 9-2 for peripheral function numbers). bit 7-6 **Unimplemented:** Read as '0' bit 5-0 **RP30R5:RP30R0:** RP30 Output Pin Mapping bits<sup>(2)</sup> Peripheral output number n is assigned to pin RP30 (see Table 9-2 for peripheral function numbers).

Note 1: Unimplemented in 64-pin and 80-pin devices; read as '0'.

**2:** Unimplemented in 64-pin devices; read as '0'.

# 10.0 TIMER1

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 14. Timers" (DS39704).

The Timer1 module is a 16-bit timer which can serve as the time counter for the Real-Time Clock (RTC), or operate as a free-running, interval timer/counter. Timer1 can operate in three modes:

- 16-Bit Timer
- 16-Bit Synchronous Counter
- 16-Bit Asynchronous Counter


Timer1 also supports these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- Timer Operation during CPU Idle and Sleep modes
- Interrupt on 16-Bit Period Register Match or Falling Edge of External Gate Signal

Figure 10-1 presents a block diagram of the 16-bit timer module.

To configure Timer1 for operation:

- 1. Set the TON bit (= 1).
- 2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits.
- 4. Set or clear the TSYNC bit to configure synchronous or asynchronous operation.
- 5. Load the timer period value into the PR1 register.
- 6. If interrupts are required, set the interrupt enable bit, T1IE. Use the priority bits, T1IP2:T1IP0, to set the interrupt priority.



### FIGURE 10-1: 16-BIT TIMER1 MODULE BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0			
TON		TSIDL	—				—			
bit 15							bit			
U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0	U-0			
_	TGATE	TCKPS1	TCKPS0		TSYNC	TCS	—			
bit 7							bit			
Legend:										
R = Readab	ole bit	W = Writable	bit	U = Unimpler	nented bit, read	l as '0'				
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkno	own			
bit 15	TON: Timer1	On bit								
	1 = Starts 16									
	0 = Stops 16									
bit 14	-	ted: Read as '								
bit 13	<b>TSIDL:</b> Stop in Idle Mode bit 1 = Discontinue module operation when device enters Idle mode									
		module operati			e mode					
bit 12-7		ited: Read as '								
bit 6	<b>TGATE:</b> Timer1 Gated Time Accumulation Enable bit									
	When TCS = 1:									
	This bit is ignored.									
	<u>When TCS =</u> 1 = Cated tir	<u>0:</u> ne accumulatio	n onablad							
		ne accumulation								
bit 5-4	TCKPS1:TCKPS0: Timer1 Input Clock Prescale Select bits									
	11 <b>= 1</b> :256									
	10 = 1:64									
	01 = 1:8 00 = 1:1									
bit 3		nted: Read as 'o	י'							
bit 2	-			hronization Sel	ect bit					
5112	<b>TSYNC:</b> Timer1 External Clock Input Synchronization Select bit When TCS = 1:									
	1 = Synchro	nize external cl								
		synchronize exte	ernal clock inp	ut						
	When TCS =									
	This bit is ign									
bit 1		Clock Source S								
		I clock from T10	K pin (on the	rising edge)						
	0 = Internal	clock (Fosc/2)								

### REGISTER 10-1: T1CON: TIMER1 CONTROL REGISTER<sup>(1)</sup>

**Note 1:** Changing the value of TMRxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

## 11.0 TIMER2/3 AND TIMER4/5

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 14. Timers" (DS39704).

The Timer2/3 and Timer4/5 modules are 32-bit timers, which can also be configured as four independent 16-bit timers with selectable operating modes.

As 32-bit timers, Timer2/3 and Timer4/5 can each operate in three modes:

- Two independent 16-bit timers with all 16-bit operating modes (except Asynchronous Counter mode)
- Single 32-bit timer
- · Single 32-bit synchronous counter

They also support these features:

- Timer Gate Operation
- Selectable Prescaler Settings
- · Timer Operation during Idle and Sleep modes
- · Interrupt on a 32-Bit Period Register Match
- ADC Event Trigger (Timer4/5 only)

Individually, all four of the 16-bit timers can function as synchronous timers or counters. They also offer the features listed above, except for the ADC Event Trigger; this is implemented only with Timer5. The operating modes and enabled features are determined by setting the appropriate bit(s) in the T2CON, T3CON, T4CON and T5CON registers. T2CON and T4CON are shown in generic form in Register 11-1; T3CON and T5CON are shown in Register 11-2.

For 32-bit timer/counter operation, Timer2 and Timer4 are the least significant word; Timer3 and Timer4 are the most significant word of the 32-bit timers.

Note:	For 32-bit operation, T3CON and T5CON								
	control bits are ignored. Only T2CON and								
	T4CON control bits are used for setup and								
	control. Timer2 and Timer4 clock and gate								
	inputs are utilized for the 32-bit timer								
	modules, but an interrupt is generated with								
	the Timer3 or Timer5 interrupt flags.								


To configure Timer2/3 or Timer4/5 for 32-bit operation:

- 1. Set the T32 bit (T2CON<3> or T4CON<3> = 1).
- 2. Select the prescaler ratio for Timer2 or Timer4 using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. If TCS is set to external clock, RPINRx (TxCK) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
- 4. Load the timer period value. PR3 (or PR5) will contain the most significant word of the value while PR2 (or PR4) contains the least significant word.
- If interrupts are required, set the interrupt enable bit, T3IE or T5IE; use the priority bits, T3IP2:T3IP0 or T5IP2:T5IP0, to set the interrupt priority. Note that while Timer2 or Timer4 controls the timer, the interrupt appears as a Timer3 or Timer5 interrupt.
- 6. Set the TON bit (= 1).

The timer value, at any point, is stored in the register pair, TMR3:TMR2 (or TMR5:TMR4). TMR3 (TMR5) always contains the most significant word of the count, while TMR2 (TMR4) contains the least significant word.

To configure any of the timers for individual 16-bit operation:

- Clear the T32 bit corresponding to that timer (T2CON<3> for Timer2 and Timer3 or T4CON<3> for Timer4 and Timer5).
- 2. Select the timer prescaler ratio using the TCKPS1:TCKPS0 bits.
- 3. Set the Clock and Gating modes using the TCS and TGATE bits. See **Section 9.4 "Peripheral Pin Select"** for more information.
- 4. Load the timer period value into the PRx register.
- 5. If interrupts are required, set the interrupt enable bit, TxIE; use the priority bits, TxIP2:TxIP0, to set the interrupt priority.
- 6. Set the TON bit (TxCON<15> = 1).



#### FIGURE 11-1: TIMER2/3 AND TIMER4/5 (32-BIT) BLOCK DIAGRAM

3: The ADC Event Trigger is available only on Timer2/3 in 32-bit mode and Timer3 in 16-bit mode.





FIGURE 11-3: TIMER3 AND TIMER5 (16-BIT ASYNCHRONOUS) BLOCK DIAGRAM



REGISTER 11-1

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON	<u> </u>	TSIDL			<u> </u>		
bit 15		TOIDE					bit
U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	U-0
_	TGATE	TCKPS1	TCKPS0	T32 <sup>(1)</sup>	_	TCS <sup>(2)</sup>	_
bit 7							bit
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	nented bit, rea	d as '0'	
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkno	own
bit 15		<u>N&lt;3&gt; = 1:</u> 2-bit Timerx/y 2-bit Timerx/y <u>N&lt;3&gt; = 0:</u> 6-bit Timerx					
bit 14	-	nted: Read as '	0'				
bit 13	TSIDL: Stop	in Idle Mode bi	t				
		nue module ope module operat			e mode		
bit 12-7	Unimplemer	nted: Read as '	0'				
bit 6	TGATE: Time	erx Gated Time	Accumulation	Enable bit			
		ored.					
bit 5-4	11 = 1:256 10 = 1:64 01 = 1:8 00 = 1:1	KPS0: Timerx I		scale Select bit	s		
bit 3	1 = Timerx a 0 = Timerx a	imer Mode Sel and Timery form and Timery act a le, T3CON cont	n a single 32-bit as two 16-bit tir	ners	er operation.		
bit 2	Unimplemer	nted: Read as '	0'				
bit 1	1 = Externa	Clock Source S I clock from pin clock (Fosc/2)	, TxCK (on the	rising edge)			
bit 0	Unimplemer	nted: Read as '	0'				
Note 1: Ir	n 32-bit mode, tl	he T3CON or T	5CON control k	oits do not affec	t 32-bit timer (	operation	
<b>2:</b> If		IRx (TxCK) mus	st be configured			more information	n, see
		-		er is runnina (T	ON = 1) cause	es the timer pres	cale counte

TXCON: TIMER2 AND TIMER4 CONTROL REGISTER<sup>(3)</sup>

## 3: Changing the value of TMRxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

٦

## REGISTER 11-2: TyCON: TIMER3 AND TIMER5 CONTROL REGISTER<sup>(3)</sup>

R/W-0	U-0	R/W-0	U-0	U-0	U-0	U-0	U-0
TON <sup>(1)</sup>	—	TSIDL <sup>(1)</sup>	—	—	—	—	—
bit 15							bit 8
U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0

U-0	R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	U-0
—	TGATE <sup>(1)</sup>	TCKPS1 <sup>(1)</sup>	TCKPS0 <sup>(1)</sup>	—	—	TCS <sup>(1,2)</sup>	—
bit 7							bit 0

Legend:				
R = Readal	ble bit W = W	ritable bit	U = Unimplemented bit	, read as '0'
-n = Value a	at POR '1' = B	t is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	TON: Timery On bit <sup>(1)</sup>	)		
	1 = Starts 16-bit Time 0 = Stops 16-bit Time	ery		
bit 14	Unimplemented: Re	ad as '0'		
bit 13	TSIDL: Stop in Idle M	ode bit <sup>(1)</sup>		
	1 = Discontinue modu 0 = Continue module		en device enters Idle mode e mode	
bit 12-7	Unimplemented: Re	ad as '0'		
bit 6	TGATE: Timery Gate	d Time Accumul	ation Enable bit <sup>(1)</sup>	
	When TCS = 1:			
	This bit is ignored.			
	<u>When TCS = 0:</u>			
	<ul> <li>1 = Gated time accur</li> <li>0 = Gated time accur</li> </ul>			
bit 5-4			ck Prescale Select bits <sup>(1)</sup>	
	11 = 1:256			
	10 = 1:64			
	01 <b>= 1:8</b>			
	00 = 1:1			
bit 3-2	Unimplemented: Re			
bit 1	TCS: Timery Clock S	ource Select bit <sup>(</sup>	1,2)	
	1 = External clock fro		the rising edge)	
	0 = Internal clock (Fo	•		
bit 0	Unimplemented: Re	ad as '0'		
	-	•	N<3> or T4CON<3> = 1), thes ugh T2CON and T4CON.	e bits have no effect on Timery
	•		•	n. See Section 9.4 "Peripheral

- 2: If TCS = 1, RPINRx (TxCK) must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
- **3:** Changing the value of TMRxCON while the timer is running (TON = 1) causes the timer prescale counter to reset and is not recommended.

NOTES:

## 12.0 INPUT CAPTURE WITH DEDICATED TIMER

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual".

Devices in the PIC24FJ256GA110 family all feature 9 independent enhanced input capture modules. Each of the modules offers a wide range of configuration and operating options for capturing external pulse events and generating interrupts.

Key features of the enhanced output module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- A 4-level FIFO buffer for capturing and holding timer values for several events
- Configurable interrupt generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

The module is controlled through two registers, ICxCON1 (Register 12-1) and ICxCON2 (Register 12-2). A general block diagram of the module is shown in Figure 12-1.

## 12.1 General Operating Modes


#### 12.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the enhanced input capture module operates in a free-running mode. The internal 16-bit counter ICxTMR counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. When a capture event occurs, the current 16-bit value of the internal counter is written to the FIFO buffer.

In Synchronous mode, the module begins capturing events on the ICx pin as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the internal counter is reset. In Trigger mode, the module waits for a Sync event from another internal module to occur before allowing the internal counter to run.

Standard, free-running operation is selected by setting the SYNCSEL bits to '00000', and clearing the ICTRIG bit (ICxCON2<7>). Synchronous and Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The ICTRIG bit selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

When the SYNCSEL bits are set to '00000' and ICTRIG is set, the module operates in Software Trigger mode. In this case, capture operations are started by manually setting the TRIGSTAT bit (ICxCON2<6>).



### 12.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own 16-bit timer. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (ICx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (ICy) provides the Most Significant 16 bits. Wraparounds of the ICx registers cause an increment of their corresponding ICy registers.

Cascaded operation is configured in hardware by setting the IC32 bits (ICxCON2<8>) for both modules.

## 12.2 Capture Operations

The enhanced input capture module can be configured to capture timer values and generate interrupts on rising edges on ICx, or all transitions on ICx. Captures can be configured to occur on all rising edges, or just some (every 4th or 16th). Interrupts can be independently configured to generate on each event, or a subset of events.

To set up the module for capture operations:

- 1. Configure the ICx input for one of the available Peripheral Pin Select pins.
- 2. If Synchronous mode is to be used, disable the sync source before proceeding.
- Make sure that any previous data has been removed from the FIFO by reading ICxBUF until the ICBNE bit (ICxCON1<3>) is cleared.
- 4. Set the SYNCSEL bits (ICxCON2<4:0>) to the desired sync/trigger source.
- 5. Set the ICTSEL bits (ICxCON1<12:10>) for the desired clock source.
- 6. Set the ICI bits (ICxCON1<6:5>) to the desired interrupt frequency
- 7. Select Synchronous or Trigger mode operation:
  - a) Check that the SYNCSEL bits are not set to '00000'.
  - For Synchronous mode, clear the ICTRIG bit (ICxCON2<7>).
  - c) For Trigger mode, set ICTRIG, and clear the TRIGSTAT bit (ICxCON2<6>).
- 8. Set the ICM bits (ICxCON1<2:0>) to the desired operational mode.
- 9. Enable the selected trigger/sync source.

For 32-bit cascaded operations, the setup procedure is slightly different:

- 1. Set the IC32 bits for both modules (ICyCON2<8> and (ICxCON2<8>), enabling the even-numbered module first. This ensures the modules will start functioning in unison.
- 2. Set the ICTSEL and SYNCSEL bits for both modules to select the same sync/trigger and time base source. Set the even module first, then the odd module. Both modules must use the same ICTSEL and SYNCSEL settings.
- Clear the ICTRIG bit of the even module (ICyCON2<7>); this forces the module to run in Synchronous mode with the odd module, regardless of its trigger setting.
- 4. Use the odd module's ICI bits (ICxCON1<6:5>) to the desired interrupt frequency.
- Use the ICTRIG bit of the odd module (ICxCON2<7>) to configure Trigger or Synchronous mode operation.
- **Note:** For Synchronous mode operation, enable the sync source as the last step. Both input capture modules are held in Reset until the sync source is enabled.
- Use the ICM bits of the odd module (ICxCON1<2:0>) to set the desired capture mode.

The module is ready to capture events when the time base and the trigger/sync source are enabled. When the ICBNE bit (ICxCON1<3>) becomes set, at least one capture value is available in the FIFO. Read input capture values from the FIFO until the ICBNE clears to '0'.

For 32-bit operation, read both the ICxBUF and ICyBUF for the full 32-bit timer value (ICxBUF for the Isw, ICyBUF for the msw). At least one capture value is available in the FIFO buffer when the odd module's ICBNE bit (ICxCON1<3>) becomes set. Continue to read the buffer registers until ICBNE is cleared (perform automatically by hardware).

#### REGISTER 12-1: ICxCON1: INPUT CAPTURE x CONTROL REGISTER 1

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0					
—	_	ICSIDL	ICTSEL2	ICTSEL1	ICTSEL0	_	—					
bit 15							bit 8					
U-0	R/W-0	R/W-0	R-0, HC	R-0, HC	R/W-0	R/W-0	R/W-0					
—	ICI1	ICI0	ICOV	ICBNE	ICM2 <sup>(1)</sup>	ICM1 <sup>(1)</sup>	ICM0 <sup>(1)</sup>					
bit 7							bit (					
Legend:		HC = Hardwa	re Clearable bi	t								
R = Readab	ole bit	W = Writable	bit	U = Unimplen	nented bit, read	d as '0'						
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	nown					
bit 15-14	Unimplemer	nted: Read as '	)'									
bit 13	ICSIDL: Inpu	it Capture x Mo	dule Stop in Idl	e Control bit								
		ture module ha										
		oture module co	•		e mode							
bit 12-10		<b>FSEL0:</b> Input C	-	elect bits								
	•	111 = System clock (Fosc/2)										
		110 = Reserved 101 = Reserved										
	100 = Timer1											
	011 = Timer5	011 = Timer5										
	010 = Timer4											
	001 = Timer2 000 = Timer3											
bit 9-7		• nted: Read as '	י)									
bit 6-5	-	elect Number of		nterrupt bits								
		t on every fourt		-								
		t on every third										
		t on every seco		ent								
	-	t on every capt										
bit 4	•	Capture x Overf		g bit (read-only	)							
		oture overflow of capture overflow										
bit 3		t Capture x Buff		is bit (read-only	<b>y</b> )							
	1 = Input cap	oture buffer is no oture buffer is er	ot empty, at lea			n be read						
bit 2-0	ICM2:ICM0:	ICM2:ICM0: Input Capture Mode Select bits <sup>(1)</sup>										
		111 = Interrupt mode: input capture functions as interrupt pin only when device is in Sleep or Idle mode										
		(rising edge detect only, all other control bits are not applicable)										
	<ul><li>110 = Unused (module disabled)</li><li>101 = Prescaler Capture mode: capture on every 16th rising edge</li></ul>											
		aler Capture me aler Capture me										
		e Capture mode										
	010 = Simpl	e Capture mode	e: capture on e	very falling edg	ge							
		Detect Capture			ge (rising and	falling), ICI1:IC	CIO bits do no					
		ol interrupt gene		node								
	000 = input	capture module	umeu on									

Note 1: The ICx input must also be configured to an available RPn pin. For more information, see Section 9.4 "Peripheral Pin Select".

#### REGISTER 12-2: **ICxCON2: INPUT CAPTURE x CONTROL REGISTER 2** U-0 U-0 U-0 U-0 U-0 U-0 U-0 R/W-0 IC32 bit 15 R/W-0 R/W-0, HS U-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 **ICTRIG** TRIGSTAT SYNCSEL4 SYNCSEL3 SYNCSEL2 SYNCSEL1 SYNCSEL0 \_\_\_\_ bit 7 Legend: HS = Hardware Settable bit R = Readable bit W = Writable bit U = Unimplemented bit, read as '0' '0' = Bit is cleared -n = Value at POR x = Bit is unknown '1' = Bit is set bit 15-9 Unimplemented: Read as '0' bit 8 IC32: Cascade Two IC Modules Enable bit (32-bit operation) 1 = ICx and ICy operate in cascade as a 32-bit module (this bit must be set in both modules) 0 = ICx functions independently as a 16-bit module bit 7 ICTRIG: ICx Trigger/Sync Select bit 1 = Trigger ICx from source designated by SYNCSELx bits 0 = Synchronize ICx with source designated by SYNCSELx bits bit 6 TRIGSTAT: Timer Trigger Status bit 1 = Timer source has been triggered and is running (set in hardware, can be set in software) 0 = Timer source has not been triggered and is being held clear bit 5 Unimplemented: Read as '0' bit 4-0 SYNCSEL4:SYNCSEL0: Trigger/Synchronization Source Selection bits 11111 = Reserved 11110 = Input Capture 9 11101 = Input Capture 6 11100 = CTMU<sup>(1)</sup> 11011 = A/D<sup>(1)</sup> 11010 = Comparator 3<sup>(1)</sup> 11001 = Comparator 2<sup>(1)</sup> 11000 = Comparator 1<sup>(1)</sup> 10111 = Input Capture 4 10110 = Input Capture 3 10101 = Input Capture 2 10100 = Input Capture 1 10011 = Input Capture 8 10010 = Input Capture 7 1000x = reserved 01111 = Timer 5 01110 = Timer 4 01101 = Timer 3 01100 = Timer 2 01011 = Timer 1 01010 = Input Capture 5 01001 = Output Compare 9 01000 = Output Compare 8 00111 = Output Compare 7 00110 = Output Compare 6 00101 = Output Compare 5

00000 = Not synchronized to any other module **Note 1:** Use these inputs as trigger sources only and never as sync sources.

00100 = Output Compare 4 00011 = Output Compare 3 00010 = Output Compare 2 00001 = Output Compare 1 bit 8

bit 0

## 13.0 OUTPUT COMPARE WITH DEDICATED TIMER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual".

Devices in the PIC24FJ256GA110 family all feature 9 independent enhanced output compare modules. Each of these modules offers a wide range of configuration and operating options for generating pulse trains on internal device events, and can produce pulse-width modulated waveforms for driving power applications.

Key features of the enhanced output compare module include:

- Hardware-configurable for 32-bit operation in all modes by cascading two adjacent modules
- Synchronous and Trigger modes of output compare operation, with up to 30 user-selectable trigger/sync sources available
- Two separate period registers (a main register, OCxR, and a secondary register, OCxRS) for greater flexibility in generating pulses of varying widths
- Configurable for single-pulse or continuous pulse generation on an output event, or continuous PWM waveform generation
- Up to 6 clock sources available for each module, driving a separate internal 16-bit counter

## 13.1 General Operating Modes

#### 13.1.1 SYNCHRONOUS AND TRIGGER MODES

By default, the enhanced output compare module operates in a free-running mode. The internal, 16-bit counter, OCxTMR, counts up continuously, wrapping around from FFFFh to 0000h on each overflow, with its period synchronized to the selected external clock source. Compare or PWM events are generated each time a match between the internal counter and one of the period registers occurs. In Synchronous mode, the module begins performing its compare or PWM operation as soon as its selected clock source is enabled. Whenever an event occurs on the selected sync source, the module's internal counter is reset. In Trigger mode, the module waits for a sync event from another internal module to occur before allowing the counter to run.

Free-running mode is selected by default, or any time that the SYNCSEL bits (OCxCON2<4:0>) are set to '00000'. Synchronous or Trigger modes are selected any time the SYNCSEL bits are set to any value except '00000'. The OCTRIG bit (OCxCON2<7>) selects either Synchronous or Trigger mode; setting the bit selects Trigger mode operation. In both modes, the SYNCSEL bits determine the sync/trigger source.

## 13.1.2 CASCADED (32-BIT) MODE

By default, each module operates independently with its own set of 16-bit timer and duty cycle registers. To increase resolution, adjacent even and odd modules can be configured to function as a single 32-bit module. (For example, modules 1 and 2 are paired, as are modules 3 and 4, and so on.) The odd-numbered module (OCx) provides the Least Significant 16 bits of the 32-bit register pairs, and the even module (OCy) provides the Most Significant 16 bits. Wraparounds of the OCx registers cause an increment of their corresponding OCy registers.

Cascaded operation is configured in hardware by setting the OC32 bits (OCxCON2<8>) for both modules.


### 13.2 Compare Operations

In Compare mode (Figure 13-1), the enhanced output compare module can be configured for single-shot or continuous pulse generation; it can also repeatedly toggle an output pin on each timer event.

To set up the module for compare operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- Calculate the required values for the OCxR and (for Double Compare modes) OCxRS duty cycle registers:
  - a) Determine the instruction clock cycle time. Take into account the frequency of the external clock to the timer source (if one is used) and the timer prescaler settings.
  - b) Calculate time to the rising edge of the output pulse relative to the timer start value (0000h).
  - c) Calculate the time to the falling edge of the pulse based on the desired pulse width and the time to the rising edge of the pulse.

- 3. Write the rising edge value to OCxR, and the falling edge value to OCxRS.
- 4. Set the Timer Period register, PRy, to a value equal to or greater than the value in OCxRS.
- 5. Set the OCM2:OCM0 bits for the appropriate compare operation (= 0xx).
- For Trigger mode operations, set OCTRIG to enable Trigger mode. Set or clear TRIGMODE to configure trigger operation, and TRIGSTAT to select a hardware or software trigger. For Synchronous mode, clear OCTRIG.
- Set the SYNCSEL4:SYNCSEL0 bits to configure the trigger or synchronization source. If free-running timer operation is required, set the SYNCSEL bits to '00000' (no sync/trigger source).
- Select the time base source with the OCTSEL2:OCTSEL0 bits. If necessary, set the TON bit for the selected timer which enables the compare time base to count. Synchronous mode operation starts as soon as the time base is enabled; Trigger mode operation starts after a trigger source event occurs.



#### FIGURE 13-1: OUTPUT COMPARE BLOCK DIAGRAM (16-BIT MODE)

For 32-bit cascaded operation, these steps are also necessary:

- 1. Set the OC32 bits for both registers (OCyCON2<8> and (OCxCON2<8>). Enable the even-numbered module first to ensure the modules will start functioning in unison.
- Clear the OCTRIG bit of the even module (OCyCON2), so the module will run in Synchronous mode.
- 3. Configure the desired output and Fault settings for OCyCON2.
- 4. Force the output pin for OCx to the output state by clearing the OCTRIS bit.
- If Trigger mode operation is required, configure the trigger options in OCx by using the OCTRIG (OCxCON2<7>), TRIGSTAT (OCxCON2<6>) and SYNCSEL (OCxCON2<4:0>) bits.
- Configure the desired Compare or PWM mode of operation (OCM<2:0>) for OCyCON1 first, then for OCxCON1.

Depending on the output mode selected, the module holds the OCx pin in its default state, and forces a transition to the opposite state when OCxR matches the timer. In Double Compare modes, OCx is forced back to its default state when a match with OCxRS occurs. The OCxIF interrupt flag is set after an OCxR match in Single Compare modes, and after each OCxRS match in Double Compare modes.

Single-shot pulse events only occur once, but may be repeated by simply rewriting the value of the OCxCON1 register. Continuos pulse events continue indefinitely until terminated.


#### 13.3 Pulse-Width Modulation (PWM) Mode

In PWM mode, the enhanced output compare module can be configured for edge-aligned or center-aligned pulse waveform generation. All PWM operations are double-buffered (buffer registers are internal to the module and are not mapped into SFR space).

To set up the module for PWM operations:

- 1. Configure the OCx output for one of the available Peripheral Pin Select pins.
- 2. Calculate the desired duty cycles and load them into the OCxR register.
- 3. Calculate the desired period and load it into the OCxRS register.
- Select the current OCx as the trigger/sync source by writing 0x1F to SYNCSEL<4:0> (OCxCON2<4:0>).
- 5. Select a clock source by writing the OCTSEL2<2:0> (OCxCON<12:10>) bits.
- 6. Enable interrupts, if required, for the timer and output compare modules. The output compare interrupt is required for PWM Fault pin utilization.
- 7. Select the desired PWM mode in the OCM<2:0> (OCxCON1<2:0>) bits.
- If a timer is selected as a clock source, set the TMRy prescale value and enable the time base by setting the TON (TxCON<15>) bit.

Note: This peripheral contains input and output functions that may need to be configured by the Peripheral Pin Select. See Section 9.4 "Peripheral Pin Select" for more information.



#### FIGURE 13-2: OUTPUT COMPARE BLOCK DIAGRAM (DOUBLE-BUFFERED, 16-BIT PWM MODE)

#### 13.3.1 PWM PERIOD

The PWM period is specified by writing to PRy, the Timer Period register. The PWM period can be calculated using Equation 13-1.

#### EQUATION 13-1: CALCULATING THE PWM PERIOD<sup>(1)</sup>

PWM Period =  $[(PRy) + 1] \cdot TCY \cdot (Timer Prescale Value)$ 

where: PWM Frequency = 1/[PWM Period]

- **Note 1:** Based on TCY = TOSC \* 2, Doze mode and PLL are disabled.
- Note: A PRy value of N will produce a PWM period of N + 1 time base count cycles. For example, a value of 7 written into the PRy register will yield a period consisting of 8 time base cycles.

#### 13.3.2 PWM DUTY CYCLE

The PWM duty cycle is specified by writing to the OCxRS and OCxR registers. The OCxRS and OCxR registers can be written to at any time, but the duty cycle value is not latched until a match between PRy and TMRy occurs (i.e., the period is complete). This provides a double buffer for the PWM duty cycle and is essential for glitchless PWM operation.

Some important boundary parameters of the PWM duty cycle include:

- If OCxR, OCxRS, and PRy are all loaded with 0000h, the OCx pin will remain low (0% duty cycle).
- If OCxRS is greater than PRy, the pin will remain high (100% duty cycle).

See Example 13-1 for PWM mode timing details. Table 13-1 and Table 13-2 show example PWM frequencies and resolutions for a device operating at 4 MIPS and 10 MIPS, respectively.

#### EQUATION 13-2: CALCULATION FOR MAXIMUM PWM RESOLUTION<sup>(1)</sup>

Maximum PWM Resolution (bits) =  $\frac{\log_{10} \left( \frac{FCY}{FPWM \bullet (Timer Prescale Value)} \right)}{1 + \frac{FCY}{FPWM \bullet (Timer Prescale Value)}}$ 

 $\log_{10}(2)$ 

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

### EXAMPLE 13-1: PWM PERIOD AND DUTY CYCLE CALCULATIONS<sup>(1)</sup>

 Find the Timer Period register value for a desired PWM frequency of 52.08 kHz, where Fosc = 8 MHz with PLL (32 MHz device clock rate) and a Timer2 prescaler setting of 1:1. TCY = 2 \* Tosc = 62.5 ns PWM Period = 1/PWM Frequency = 1/52.08 kHz = 19.2 μs PWM Period = (PR2 + 1) • TCY • (Timer 2 Prescale Value) 19.2 μs = (PR2 + 1) • 62.5 ns • 1 PR2 = 306
 Find the maximum resolution of the duty cycle that can be used with a 52.08 kHz frequency and a 32 MHz device clock rate: PWM Resolution = log<sub>10</sub>(FCY/FPWM)/log<sub>10</sub>2) bits = (log<sub>10</sub>(16 MHz/52.08 kHz)/log<sub>10</sub>2) bits = 8.3 bits
 Note 1: Based on TCY = 2 \* Tosc; Doze mode and PLL are disabled.

#### TABLE 13-1: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 4 MIPS (Fcy = 4 MHz)<sup>(1)</sup>

PWM Frequency	7.6 Hz	61 Hz	122 Hz	977 Hz	3.9 kHz	31.3 kHz	125 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

#### TABLE 13-2: EXAMPLE PWM FREQUENCIES AND RESOLUTIONS AT 16 MIPS (Fcy = 16 MHz)<sup>(1)</sup>

PWM Frequency	30.5 Hz	244 Hz	488 Hz	3.9 kHz	15.6 kHz	125 kHz	500 kHz
Timer Prescaler Ratio	8	1	1	1	1	1	1
Period Register Value	FFFFh	FFFFh	7FFFh	0FFFh	03FFh	007Fh	001Fh
Resolution (bits)	16	16	15	12	10	7	5

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

#### REGISTER 13-1: OCxCON1: OUTPUT COMPARE x CONTROL 1 REGISTER

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0					
		OCSIDL	OCTSEL2	OCTSEL1	OCTSEL0	_						
bit 15							bit 8					
R/W-0	U-0	U-0										
		0-0	R/W-0, HCS	R/W-0	R/W-0 OCM2 <sup>(1)</sup>	R/W-0 OCM1 <sup>(1)</sup>	R/W-0 OCM0 <sup>(1)</sup>					
ENFLT0 bit 7	)	_	OCFLT0	TRIGMODE	UCIVI2(")	UCIVITY						
							bit 0					
Legend:		HCS = Hardw	are Clearable/S	Settable bit								
R = Reada	able bit	W = Writable	bit	U = Unimplem	ented bit, read	as '0'						
-n = Value	e at POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own					
bit 15-14	Unimplomor	nted: Read as '	<b>`</b>									
bit 13-14	-	p Output Comp		de Control hit								
DIL 15		Compare x halts										
		Compare x conti			ode							
bit 12-10		CTSEL0: Outpu										
	111 <b>= Syster</b>	n Clock	·									
	110 = Reserv											
		101 = Reserved										
		100 = Timer1 011 = Timer5										
		010 = Timer4										
	001 = Timer3	001 = Timer3										
	000 <b>= Timer</b> 2											
bit 9-8	-	nted: Read as '										
bit 7		ult 0 Input Enabl	e bit									
		nput is enabled nput is disabled										
bit 6-5		nted: Read as '(										
bit 4	-	/M Fault Condit										
		ult condition ha		ared in HW only	()							
		1 Fault condition				M<2:0> = 111)						
bit 3		Trigger Status I										
		AT (OCxCON2<	,	vhen OCxRS =	OCxTMR or in	software						
h:+ 0 0		AT is only cleare	,	+ h:+-(1)								
bit 2-0		0: Output Comp er-Aligned PWM										
		-Aligned PWM										
		le Compare Cor			OCx pin low, t	oggle OCx stat	e continuously					
	on alte	ernate matches	of OCxR and C	CxRS								
		le Compare Sing		Initialize OCx p	in low, toggle O	Cx state on ma	tches of OCxR					
		CxRS for one c Compare Conf		ode: Compare	events continu	ously togale O(	Cx nin					
		e Compare Sing										
	001 = Single	e Compare Sing	le-Shot mode: I									
	000 = Outpu	it compare char	nel is disabled									
Note 1:	The OCx output "Peripheral Pir		onfigured to an	available RPn	pin. For more i	nformation, see	Section 9.4					
2.	OCFA pin contro		nannels: OCER	nin controls the	0.05-0.09 cha	nnels OCxR a	nd OCxRS are					

2: OCFA pin controls OC1-OC4 channels; OCFB pin controls the OC5-OC9 channels. OCxR and OCxRS are double-buffered only in PWM modes.

### REGISTER 13-2: OCxCON2: OUTPUT COMPARE x CONTROL 2 REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0
FLTMD	FLTOUT	FLTTRIEN	OCINV	—	—	—	OC32
bit 15							bit 8

R/W-0	R/W-0, HS	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
OCTRIG	TRIGSTAT	OCTRIS	SYNCSEL4	SYNCSEL3	SYNCSEL2	SYNCSEL1	SYNCSEL0
bit 7			•				bit 0

Legend:	HS = Hardware Settable	e bit	
R = Reada	ble bit W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value	at POR '1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown
bit 15	ELTMD: Foult Made Select hit		
DIUTS	FLTMD: Fault Mode Select bit 1 = Fault mode is maintained until the	Fault source is removed and	the corresponding OCELTO bit is
	cleared in software		The corresponding OCI ETO bit is
	0 = Fault mode is maintained until the	Fault source is removed and	a new PWM period starts
bit 14	FLTOUT: Fault Out bit		
	1 = PWM output is driven high on a Fa		
	0 = PWM output is driven low on a Fa		
bit 13	FLTTRIEN: Fault Output State Select I		
	<ul> <li>1 = Pin is forced to an output on a Fau</li> <li>0 = Pin I/O condition is unaffected by</li> </ul>		
bit 12	OCINV: OCMP Invert bit		
	1 = OCx output is inverted		
	0 = OCx output is not inverted		
bit 11-9	Unimplemented: Read as '0'		
bit 8	OC32: Cascade Two OC Modules Ena	able bit (32-bit operation)	
	1 = Cascade module operation enable		
	0 = Cascade module operation disab	led	
bit 7	OCTRIG: OCx Trigger/Sync Select bit		
	1 = Trigger OCx from source designa	-	
<b>h</b> # 0	0 = Synchronize OCx with source de	Signated by SYNCSELX bits	
bit 6	<b>TRIGSTAT:</b> Timer Trigger Status bit 1 = Timer source has been triggered	and in running	
	<ul> <li>1 = Timer source has been triggered</li> <li>0 = Timer source has not been triggered</li> </ul>		
bit 5	OCTRIS: OCx Output Pin Direction Se	C C	
	1 = OCx pin is tristated		
	0 = Output Compare Peripheral x conr	nected to the OCx pin	
	Never use an OC module as its own trigge SYNCSEL setting.	r source, either by selecting t	his mode or another equivalent
0.	Lise these inputs as trigger sources only a		

2: Use these inputs as trigger sources only and never as sync sources.

#### REGISTER 13-2: OCxCON2: OUTPUT COMPARE x CONTROL 2 REGISTER (CONTINUED)

bit 4-0 SYNCSEL4:SYNCSEL0: Trigger/Synchronization Source Selection bits

11111 = This OC module<sup>(1)</sup> 11110 = Input Capture 9<sup>(2)</sup> 11101 = Input Capture 6<sup>(2)</sup> 11100 = CTMU<sup>(2)</sup> 11011 = A/D<sup>(2)</sup> 11010 = Comparator 3<sup>(2)</sup> 11001 = Comparator 2<sup>(2)</sup> 11000 = Comparator 1<sup>(2)</sup> 10111 = Input Capture 4<sup>(2)</sup> 10110 = Input Capture 3<sup>(2)</sup> 10101 = Input Capture 2<sup>(2)</sup> 10100 = Input Capture 1<sup>(2)</sup> 10011 = Input Capture 8<sup>(2)</sup> 10010 = Input Capture 7<sup>(2)</sup> 1000x = reserved 01111 = Timer 5 01110 = Timer 4 01101 = Timer 3 01100 = Timer 2 01011 = Timer 1 01010 = Input Capture 5<sup>(2)</sup> 01001 = Output Compare 9<sup>(1)</sup> 01000 = Output Compare 8<sup>(1)</sup> 00111 = Output Compare 7<sup>(1)</sup> 00110 = Output Compare 6<sup>(1)</sup> 00101 = Output Compare 5<sup>(1)</sup> 00100 = Output Compare 4<sup>(1)</sup> 00011 = Output Compare 3<sup>(1)</sup> 00010 = Output Compare 2<sup>(1)</sup> 00001 = Output Compare 1<sup>(1)</sup> 00000 = Not synchronized to any other module

- **Note 1:** Never use an OC module as its own trigger source, either by selecting this mode or another equivalent SYNCSEL setting.
  - **2:** Use these inputs as trigger sources only and never as sync sources.

## 14.0 SERIAL PERIPHERAL INTERFACE (SPI)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Section 23. Serial Peripheral Interface* (SPI)" (DS39699).

The Serial Peripheral Interface (SPI) module is a synchronous serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, shift registers, display drivers, A/D Converters, etc. The SPI module is compatible with Motorola's SPI and SIOP interfaces. All devices of the PIC24FJ256GA110 family include three SPI modules

The module supports operation in two buffer modes. In Standard mode, data is shifted through a single serial buffer. In Enhanced Buffer mode, data is shifted through an 8-level FIFO buffer.

Note: Do not perform read-modify-write operations (such as bit-oriented instructions) on the SPIxBUF register in either Standard or Enhanced Buffer mode.

The module also supports a basic framed SPI protocol while operating in either Master or Slave mode. A total of four framed SPI configurations are supported. The SPI serial interface consists of four pins:

- SDIx: Serial Data Input
- SDOx: Serial Data Output
- SCKx: Shift Clock Input or Output
- SSx: Active-Low Slave Select or Frame Synchronization I/O Pulse

The SPI module can be configured to operate using 2, 3 or 4 pins. In the 3-pin mode, SSx is not used. In the 2-pin mode, both SDOx and SSx are not used.

Block diagrams of the module in Standard and Enhanced modes are shown in Figure 14-1 and Figure 14-2.

Note: In this section, the SPI modules are referred to together as SPIx or separately as SPI1, SPI2 or SPI3. Special Function Registers will follow a similar notation. For example, SPIxCON1 and SPIxCON2 refer to the control registers for any of the 3 SPI modules.


To set up the SPI module for the Standard Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Standard Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit (SPIxCON1<8>) must be set to enable the SSx pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

### FIGURE 14-1: SPIX MODULE BLOCK DIAGRAM (STANDARD MODE)




To set up the SPI module for the Enhanced Buffer Master mode of operation:

- 1. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 1.
- 3. Clear the SPIROV bit (SPIxSTAT<6>).
- 4. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 5. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).
- 6. Write the data to be transmitted to the SPIxBUF register. Transmission (and reception) will start as soon as data is written to the SPIxBUF register.

To set up the SPI module for the Enhanced Buffer Slave mode of operation:

- 1. Clear the SPIxBUF register.
- 2. If using interrupts:
  - a) Clear the SPIxIF bit in the respective IFS register.
  - b) Set the SPIxIE bit in the respective IEC register.
  - c) Write the SPIxIP bits in the respective IPC register to set the interrupt priority.
- Write the desired settings to the SPIxCON1 and SPIxCON2 registers with the MSTEN bit (SPIxCON1<5>) = 0.
- 4. Clear the SMP bit.
- 5. If the CKE bit is set, then the SSEN bit must be set, thus enabling the  $\overline{SSx}$  pin.
- 6. Clear the SPIROV bit (SPIxSTAT<6>).
- 7. Select Enhanced Buffer mode by setting the SPIBEN bit (SPIxCON2<0>).
- 8. Enable SPI operation by setting the SPIEN bit (SPIxSTAT<15>).

### FIGURE 14-2: SPIX MODULE BLOCK DIAGRAM (ENHANCED MODE)



	14-1: SPIxS	51AI. 5FIX 51	ATUS AND	CONTROL R	EGISTER		
R/W-0	U-0	R/W-0	U-0	U-0	R-0	R-0	R-0
SPIEN <sup>(1)</sup>		SPISIDL	_	<u> </u>	SPIBEC2	SPIBEC1	SPIBEC0
bit 15							bit
R-0	R/C-0	R/W-0	R/W-0	R/W-0	R/W-0	R-0	R-0
SRMPT	SPIROV	SRXMPT	SISEL2	SISEL1	SISEL0	SPITBF	SPIRBF
bit 7							bit
Legend:		C = Clearable	bit				
R = Readabl	e bit	W = Writable t		U = Unimplem	nented bit, read	l as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkr	iown
bit 15	SPIEN: SPIx I 1 = Enables n 0 = Disables r	nodule and con	figures SCKx,	SDOx, SDIx ar	nd $\overline{SSx}$ as seria	al port pins	
bit 14		ted: Read as '0	,				
bit 13	-	p in Idle Mode k					
	1 = Discontinu	ue module oper module operation	ation when de		mode		
bit 12-11		ted: Read as '0		-			
bit 10-8	-	BEC0: SPIx Bu		Count bits (valio	d in Enhanced	Buffer mode)	
	Master mode:					,	
	<u>Slave mode:</u> Number of SP	el transfers unre	ead.				
bit 7	SRMPT: Shift	Register (SPIx	SR) Empty bit	(valid in Enhan	ced Buffer mo	de)	
		t register is em t register is not		to send or rece	ive		
bit 6	SPIROV: Rec	eive Overflow F	-lag bit				
	data in the	te/word is comp e SPIxBUF regi	ster.	and discarded.	The user softw	are has not rea	ad the previou
		ow has occurre			<b>6 1</b> . )		
bit 5		ceive FIFO Emp FIFO is empty	•	Ennanced Bur	fer mode)		
		FIFO is empty					
bit 4-2		L0: SPIx Buffer	•	e bits (valid in l	Enhanced Buff	er mode)	
	111 = Interrup 110 = Interrup 101 = Interrup 100 = Interrup 011 = Interrup 010 = Interrup 001 = Interrup	ot when SPIx tr ot when last bit ot when the las ot when one da ot when SPIx re ot when SPIx re ot when data is ot when the la	ansmit buffer i is shifted into t bit is shifted o ta is shifted int eceive buffer is eceive buffer is available in re	s full (SPITBF I SPIxSR, as a r but of SPIxSR, to the SPIxSR, full (SPIRBF b 3/4 or more fu ceive buffer (S	bit is set) esult, the TX F now the transn as a result, the bit set) II RMPT bit is se	IFO is empty hit is complete TX FIFO has	

#### REGISTER 14-1: SPIx STAT: SPIx STATUS AND CONTROL REGISTER (CONTINUED)

- bit 1 SPITBF: SPIx Transmit Buffer Full Status bit 1 = Transmit not yet started, SPIxTXB is full 0 = Transmit started, SPIxTXB is empty In Standard Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading SPIxTXB. Automatically cleared in hardware when SPIx module transfers data from SPIxTXB to SPIxSR. In Enhanced Buffer mode: Automatically set in hardware when CPU writes SPIxBUF location, loading the last available buffer location. Automatically cleared in hardware when a buffer location is available for a CPU write. bit 0 SPIRBF: SPIx Receive Buffer Full Status bit 1 = Receive complete, SPIxRXB is full 0 = Receive is not complete, SPIxRXB is empty In Standard Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to SPIxRXB. Automatically cleared in hardware when core reads SPIxBUF location, reading SPIxRXB. In Enhanced Buffer mode: Automatically set in hardware when SPIx transfers data from SPIxSR to buffer, filling the last unread buffer location. Automatically cleared in hardware when a buffer location is available for a transfer from SPIxSR.
- **Note 1:** If SPIEN = 1, these functions must be assigned to available RPn pins before use. See **Section 9.4** "**Peripheral Pin Select**" for more information.

R/W-0       R/W-0 <th< th=""><th>U-0</th><th>U-0</th><th>U-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th><th>R/W-0</th></th<>	U-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
R/W-0       R/W-0 <td< td=""><td></td><td>_</td><td>_</td><td>DISSCK<sup>(1)</sup></td><td>DISSDO<sup>(2)</sup></td><td>MODE16</td><td>SMP</td><td>CKE<sup>(3)</sup></td></td<>		_	_	DISSCK <sup>(1)</sup>	DISSDO <sup>(2)</sup>	MODE16	SMP	CKE <sup>(3)</sup>
SSEN <sup>(4)</sup> CKP         MSTEN         SPRE2         SPRE1         SPRE0         PPRE1         PPRE0           egend:         R         Readable bit         W = Writable bit         U = Unimplemented bit, read as '0'         bit           n = Value at POR         '1' = Bit is set         '0' = Bit is cleared         x = Bit is unknown           bit 12         DISSCK: Disable SCKx pin bit (SPI Master modes only) <sup>(1)</sup> 1 = Internal SPI clock is enabled         0           0 = Internal SPI clock is enabled         0' = Bit is cleared         x = Bit is unknown           bit 11         DISSDO: Disable SDOx pin bit <sup>(2)</sup> 1 = SDOx pin is controlled by the module           is to Tommunication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)           0 = Communication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)           0 = Communication is word-wide (16 bits)         0 = Input data sampled at end of data output time         0 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)           0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)         0 = SSx pin used for Slave mode           0 = Size pin used for Slave mode         0 = Size pin used for Slave mode         0 = Size pin used for slave level; acti	bit 15							bit 8
SSEN <sup>(4)</sup> CKP         MSTEN         SPRE2         SPRE1         SPRE0         PPRE1         PPRE0           egend:         R         Readable bit         W = Writable bit         U = Unimplemented bit, read as '0'         bit           n = Value at POR         '1' = Bit is set         '0' = Bit is cleared         x = Bit is unknown           bit 12         DISSCK: Disable SCKx pin bit (SPI Master modes only) <sup>(1)</sup> 1 = Internal SPI clock is enabled         0           0 = Internal SPI clock is enabled         0' = Bit is cleared         x = Bit is unknown           bit 11         DISSDO: Disable SDOx pin bit <sup>(2)</sup> 1 = SDOx pin is controlled by the module           is to Tommunication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)           0 = Communication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)           0 = Communication is word-wide (16 bits)         0 = Input data sampled at end of data output time         0 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)           0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)         0 = SSx pin used for Slave mode           0 = Size pin used for Slave mode         0 = Size pin used for Slave mode         0 = Size pin used for slave level; acti	R/W-0	R/W-0	R/W/-0	R/\\/-0	R/W/-0	R/W-0	R/W/-0	R/W/-0
<ul> <li>iit 7</li> <li>iit 7</li> <li>iit 7</li> <li>iit 7</li> <li>iit 7</li> <li>iit 8</li> <li>e. Readable bit W = Writable bit U = Unimplemented bit, read as '0'</li> <li>n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown</li> <li>iit 15-13 Unimplemented: Read as '0'</li> <li>iit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only)<sup>(1)</sup></li> <li>1 = Internal SPI clock is disabled; pin functions as I/O</li> <li>0 = Internal SPI clock is disabled; pin functions as I/O</li> <li>0 = Internal SPI clock is disabled; pin functions as I/O</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is controlled by the module</li> <li>0 = Communication is word-wide (16 bits)</li> <li>0 = Silv Diack Edge Select bit<sup>(3)</sup></li> <li>1 = Input data sampled at middle of data output time</li> <li>SIMP must be cleared when SPIx is used in Slave mode.</li> <li>0 = Size pin nust de G Slave mode</li> <li>0 = Size pin nust de for Slave mode</li> <li>0 = Size pin nust de for Slave mode</li> <li>0 = Size pin nust de for Slave mode</li> <li>0 = Size pin nust de for slave mode</li> <li>0 = Size pin nust de clock is a high level; active state is a low level</li> <li>1 lide state for clock is a low level; active state is a low level</li> <li>1 lide state for clock is a low level; active state is a low level</li> <li>1 lide state for clock is a low level; active state is a low level</li> <li>1 lide state for clock is a low level; active state</li></ul>			1	_	-	-	-	-
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         wit 15:13       Unimplemented: Read as '0'           iit 12       DISSCK: Disable SCKx pin bit (SPI Master modes only) <sup>(1)</sup> 1       = Internal SPI clock is disabled; pin functions as I/O       0         iit 11       DISSDO: Disable SDOx pin bit <sup>(2)</sup> 1       = SOOx pin is not used by module; pin functions as I/O       0         iit 11       DISSDO: Disable SDOx pin bit <sup>(2)</sup> 1       = Communication Select bit       1         1       = Communication Select bit       1       = Communication is word-wide (16 bits)       0         0       = Communication is byte-wide (8 bits)       0       = Communication is byte-wide (8 bits)       0         if 9       SMP: SPIx Data Input Sample Phase bit       Master mode:       0       = Input data sampled at middle of data output time       0         0       = Input data sampled at middle of data output time       Slave mode:       SIMP must be cleared when SPIx is used in Slave mode.       0       = Serial output data changes on transition from ldic clock state to active clock state (see bit 6)       0       = Serial output data changes on transition from ldic clock state to active clock state (see bit 6)       0       = Six pin use	bit 7	, CKF	WISTEN	3FRE2	SERET	3FRE0	FFNLI	bit (
R = Readable bit       W = Writable bit       U = Unimplemented bit, read as '0'         n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         wit 15:13       Unimplemented: Read as '0'           iit 12       DISSCK: Disable SCKx pin bit (SPI Master modes only) <sup>(1)</sup> 1       = Internal SPI clock is disabled; pin functions as I/O       0         iit 11       DISSDO: Disable SDOx pin bit <sup>(2)</sup> 1       = SOOx pin is not used by module; pin functions as I/O       0         iit 11       DISSDO: Disable SDOx pin bit <sup>(2)</sup> 1       = Communication Select bit       1         1       = Communication Select bit       1       = Communication is word-wide (16 bits)       0         0       = Communication is byte-wide (8 bits)       0       = Communication is byte-wide (8 bits)       0         if 9       SMP: SPIx Data Input Sample Phase bit       Master mode:       0       = Input data sampled at middle of data output time       0         0       = Input data sampled at middle of data output time       Slave mode:       SIMP must be cleared when SPIx is used in Slave mode.       0       = Serial output data changes on transition from ldic clock state to active clock state (see bit 6)       0       = Serial output data changes on transition from ldic clock state to active clock state (see bit 6)       0       = Six pin use	l egend:							
n = Value at POR       '1' = Bit is set       '0' = Bit is cleared       x = Bit is unknown         itt 15-13       Unimplemented: Read as '0'       itt 12       DISSCK: Disable SCKx pin bit (SPI Master modes only) <sup>(1)</sup> 1 = Internal SPI clock is disabled; pin functions as I/O       0 = Internal SPI clock is disabled; pin functions as I/O         0 = Internal SPI clock is disabled; pin functions as I/O       0 = Internal SPI clock is disabled; pin functions as I/O         0 = SDOx pin is not used by module; pin functions as I/O       0 = SDOx pin is controlled by the module         itt 10       MODE16: Word/Byte Communication Select bit       1 = Communication is word-wide (16 bits)         0 = Communication is word-wide (16 bits)       0 = Communication is word-wide (8 bits)         0 = Input data sampled at end of data output time       0 = Input data sampled at end of data output time         1 = Input data sampled at end of data output time       Slave mode:         SIMP must be cleared when SPIx is used in Slave mode.       Sterial output data changes on transition from active clock state to Idle clock state (see bit 6)         0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)       0 = Siz pin used for Slave mode         0 = SSx pin not used by module; pin controlled by port function       1 = Idle state for clock is a high level; active state is a low level         0 = Idle state for clock is a low level; active state is a low level       1 Idle state		abla bit	M = Mritabla	bit	II – Unimplor	optod bit road	ac '0'	
<ul> <li>unimplemented: Read as '0'</li> <li>DISSCK: Disable SCKx pin bit (SPI Master modes only)<sup>(1)</sup></li> <li>1 = Internal SPI clock is disabled; pin functions as I/O</li> <li>0 = Internal SPI clock is enabled</li> <li>DISSDO: Disable SDOx pin bit<sup>(2)</sup></li> <li>1 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is controlled by the module</li> <li>MODE16: Word/Byte Communication Select bit</li> <li>1 = Communication is byte-wide (8 bits)</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at middle of data output time</li> <li>0 = SMP must be cleared when SPIx is used in Slave mode.</li> <li>0 = SERI: Slave Select Enable (Slave mode)</li> <li>0 = Serial output data changes on transition from active clock state to active clock state (see bit 6)</li> <li>0 = SEN: Slave Select Enable (Slave mode)</li> <li>0 = SSX pin not used by module; pin controlled by port function</li> <li>0 = Idle state for clock is a ligh level; active state is a low level</li> <li>0 = Idle state for clock is a ligh level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a ligh level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Slave mode</li> <li>0 = Slav</li></ul>					•			0000
<ul> <li>bit 12 DISSCK: Disable SCKx pin bit (SPI Master modes only)<sup>(1)</sup> <ol> <li>I = Internal SPI clock is disabled; pin functions as I/O</li> <li>Internal SPI clock is enabled</li> </ol> </li> <li>bit 11 DISSDO: Disable SDOx pin bit<sup>(2)</sup> <ol> <li>SDOx pin is not used by module; pin functions as I/O</li> <li>SDOx pin is controlled by the module</li> </ol> </li> <li>MODET6: Word/Byte Communication Select bit <ol> <li>Communication is byte-wide (16 bits)</li> </ol> </li> <li>SMP: SPIx Data Input Sample Phase bit Master mode: <ol> <li>I = Input data sampled at end of data output time</li> <li>I = Input data sampled at middle of data output time</li> <li>I = Nput data sampled at middle of data output time</li> <li>SMP must be cleared when SPIx is used in Slave mode. CKE: SPIx Clock Edge Select bit<sup>(3)</sup> <ol> <li>Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>SSEN: Slave Select Enable (Slave mode) Bit 7 SSEX pin not used by module; pin controlled by port function CKP: Clock Polarity Select bit I = Idle state for clock is a low level; active state is a low level Bit 5 MSTEN: Master Mode Enable bit 1 = Master mode 0 = Slave mode 0 = Slave mode 0 = Slave mode 1 = If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. </li> <li>If DISSCK = 0, SDCx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> </ol></li></ol></li></ul>	-n = value	alPOR	I = Bit is se		0 = Bit is clea	ared	x = Bit is unkr	IOWN
<ul> <li>1 = Internal SPI clock is disabled; pin functions as I/O</li> <li>0 = Internal SPI clock is enabled</li> <li>0 = Internal SPI clock is enabled</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is controlled by the module</li> <li>0 = SDOx pin is controlled by the module</li> <li>0 = SDOx pin is controlled by the module</li> <li>0 = SDOx pin is controlled by the module</li> <li>0 = Communication is byte-wide (16 bits)</li> <li>1 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at middle of data output time</li> <li>SIAP must be cleared when SPIx is used in Slave mode.</li> <li>CKE: SPIx Clock Edge Select bit<sup>(3)</sup></li> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = SSE pin not used by module; pin controlled by port function</li> <li>CKP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a ligh level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li> <li>1 = Idle state for clock is a low level; active state is a low level</li> <li>1 = Master mode</li> <li>0 = Slave mode</li> <li>1 = Internate for clock is a low level; active state is a low level</li> <li>1 = IDISSCK = 0, SCX must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>2: If DISSCK = 0, SDX must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>3: The CKE bit is not used in the Framed SPI modes. The user should program</li></ul>	bit 15-13	Unimplemen	ted: Read as	0'				
<ul> <li>0 = Internal SPI clock is enabled</li> <li>0 = Internal SPI clock is enabled</li> <li>0 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is controlled by the module</li> <li>0 = SDOx pin is controlled by the module</li> <li>0 = Communication is word-wide (16 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>SIAVE mode:</li> <li>SMP must be cleared when SPIx is used in Slave mode.</li> <li>ot ESEN: Slave Edge Select bit<sup>(3)</sup></li> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Sex pin not used by module; pin controlled by port function</li> <li>it 7 SSEN: Slave Select Enable (Slave mode)</li> <li>0 = Six pin not used by module; pin controlled by port function</li> <li>it 1 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Slave mode</li> <li>0 = S</li></ul>	bit 12	DISSCK: Dis	able SCKx pin	bit (SPI Master	modes only) <sup>(1)</sup>			
<ul> <li>bit 11 DISSDO: Disable SDOx pin bit<sup>(2)</sup> <ol> <li>SDOx pin is not used by module; pin functions as I/O</li> <li>SDOx pin is controlled by the module</li> <li>DODE16: Word/Byte Communication Select bit</li> <li>Communication is byte-wide (16 bits)</li> <li>Communication is byte-wide (8 bits)</li> </ol> </li> <li>SMP: SPIx Data Input Sample Phase bit Master mode: <ol> <li>Input data sampled at end of data output time</li> <li>Input data sampled at middle of data output time</li> <li>Input data sampled at middle of data output time</li> <li>SIMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. SMP: Slave Select Enable (Slave mode) 0 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6) 0 = Serial output data changes on transition from Idle clock state to clock state (see bit 6) 1 = SSx pin used for Slave mode 0 = SSx pin not used for Slave mode 0 = SSx pin not used for Slave mode 0 = SSx pin not used by module; pin controlled by port function tit 1 = Idle state for clock is a high level; active state is a low level 0 = Idle state for clock is a low level; active state is a low level 0 = Slave mode 0 = Sl</li></ol></li></ul>					tions as I/O			
<ul> <li>1 = SDOx pin is not used by module; pin functions as I/O</li> <li>0 = SDOx pin is controlled by the module</li> <li>it 10 MODE16: Word/Byte Communication Select bit</li> <li>1 = Communication is byte-wide (8 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> <li>it 9 SMP: SPIx Data Input Sample Phase bit</li> <li>Master mode:</li> <li>1 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>SIMP must be cleared when SPIx is used in Slave mode.</li> <li>SMP must be cleared when SPIx is used in Slave mode.</li> <li>SMP must be cleared when SPIx is used in Slave mode.</li> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Six pin used for Slave mode</li> <li>0 = Six pin used for Slave mode</li> <li>0 = Six pin not used by module; pin controlled by port function</li> <li>of CKP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a ling level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Slave mode</li> <li>0</li></ul>								
<ul> <li>SDOx pin is controlled by the module</li> <li>MODE16: Word/Byte Communication Select bit</li> <li>Communication is word-wide (16 bits)</li> <li>Communication is byte-wide (8 bits)</li> <li>SMP: SPIx Data Input Sample Phase bit</li> <li>Master mode: <ul> <li>I = Input data sampled at end of data output time</li> <li>I = Input data sampled at middle of data output time</li> <li>I = Input data sampled at middle of data output time</li> <li>I = Serial output data sampled at middle of data output time</li> <li>SMP must be cleared when SPIx is used in Slave mode.</li> </ul> </li> <li>KE: SPIx Clock Edge Select bit<sup>(3)</sup> <ul> <li>SEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>SSEN: Slave Select Enable (Slave mode)</li> <li>SSX pin not used by module; pin controlled by port function</li> <li>SSX pin not used by module; pin controlled by port function</li> <li>KP: Clock Polarity Select bit</li> <li>I = Idle state for clock is a high level; active state is a low level</li> <li>I = Idle state for clock is a low level; active state is a high level</li> <li>I = Master mode</li> <li>Slave mode</li> </ul> </li> <li>I = Master mode</li> <li>Slave mode</li> <li>Stapper mode</li> <li>Slave mode</li> <li>Stapper mode</li> <li>Slave mode</li> <li>Slave mode</li> </ul> <li>If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSD0 = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li>	bit 11							
<ul> <li>MODE16: Word/Byte Communication Select bit <ol> <li>Communication is word-wide (16 bits)</li> <li>Communication is byte-wide (8 bits)</li> </ol> </li> <li>SMP: SPIx Data Input Sample Phase bit Master mode: <ol> <li>Input data sampled at end of data output time</li> <li>Input data sampled at middle of data output time</li> <li>Input data sampled at middle of data output time</li> <li>SMP must be cleared when SPIx is used in Slave mode.</li> </ol> </li> <li>CKE: SPIx Clock Edge Select bit<sup>(3)</sup> <ol> <li>SSEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>SSEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>SSEN: Slave Select Enable (Slave mode)</li> <li>SSEN: Slave Select Enable (Slave mode)</li> <li>SSEN: Slave Select bit</li> <li>I elde state for clock is a ligh level; active state is a low level</li> <li>I elde state for clock is a ligh level; active state is a low level</li> <li>I elde state for clock is a low level; active state is a high level</li> </ol> </li> <li>MSTEN: Master Mode Enable bit <ol> <li>Master mode</li> <li>Slave mode</li> </ol> </li> <li>Slave mode</li> <li>If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSDO = 0, SDCx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSCK = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSCK = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSCK = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> </ul>					unctions as I/O			
<ul> <li>1 = Communication is word-wide (16 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> <li>0 = Communication is byte-wide (8 bits)</li> <li>0 = Sinput data sampled at end of data output time</li> <li>0 = Input data sampled at end of data output time</li> <li>0 = Input data sampled at middle of data output time</li> <li>SIAVE mode:</li> <li>SMP must be cleared when SPIx is used in Slave mode.</li> <li>0 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>1 = <u>SSx</u> pin not used by module; pin controlled by port function</li> <li>0 = SSx pin not used by module; pin controlled by port function</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a sea low level</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li></ul>	bit 10	-		-	ct bit			
<ul> <li>0 = Communication is byte-wide (8 bits)</li> <li>iit 9 SMP: SPIx Data Input Sample Phase bit <u>Master mode:</u> <ol> <li>I = Input data sampled at end of data output time</li> <li>Input data sampled at middle of data output time</li> <li>Slave mode: SMP must be cleared when SPIx is used in Slave mode.</li> </ol> </li> <li>iit 8 CKE: SPIx Clock Edge Select bit<sup>(3)</sup> <ol> <li>Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>SEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>Six pin used for Slave mode</li> <li>SX pin not used by module; pin controlled by port function</li> </ol> </li> <li>iit 6 CKP: Clock Polarity Select bit <ol> <li>I = Idle state for clock is a high level; active state is a low level</li> <li>I = Idle state for clock is a low level; active state is a high level</li> </ol> </li> <li>iit 5 MSTEN: Master Mode Enable bit <ol> <li>Master mode</li> <li>Slave mode</li> </ol> </li> <li>I = Master mode <ol> <li>Slave mode</li> <li>Slave mode</li> </ol> </li> <li>Slave mode</li> <li>Slave mode</li> <li>Slave mode</li> <li>Support the configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSCK = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSCK = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> </ul>								
Master mode:         1 = Input data sampled at end of data output time         0 = Input data sampled at middle of data output time         SMP must be cleared when SPIx is used in Slave mode.         SMF must be cleared when SPIx is used in Slave mode.         SMF science         SMF must be cleared when SPIx is used in Slave mode.         SMF science         SMF must be cleared when SPIx is used in Slave mode.         SMF science         SMF must be cleared when SPIx is used in Slave mode.         0 = Serial output data changes on transition from active clock state to ldle clock state (see bit 6)         0 = SEN: Slave Select Enable (Slave mode)         0 = SSx pin used for Slave mode         0 = SSx pin not used by module; pin controlled by port function         SMF = Idle state for clock is a high level; active state is a low level         0 = Idle state for clock is a low level; active state is a low level         0 = Idle state for clock is a low level; active state is a high level         Sit 5       MSTEN: Master Mode Enable bit         1 = Master mode       0 = Slave mode         0 = Slave mode       0 = Slave mode     <				• • •				
<ul> <li>I = Input data sampled at end of data output time</li> <li>0 = Input data sampled at middle of data output time</li> <li>Slave mode:</li> <li>SMP must be cleared when SPIx is used in Slave mode.</li> <li>ofter SPIx Clock Edge Select bit<sup>(3)</sup></li> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>ofter SSEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>1 = SSX pin used for Slave mode</li> <li>0 = SSX pin not used by module; pin controlled by port function</li> <li>ofter Clock Polarity Select bit</li> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Slave mode</li> <li>1 f DISSDO = 0</li></ul>	bit 9	SMP: SPIx D	ata Input Sam	ole Phase bit				
<ul> <li>0 = Input data sampled at middle of data output time <u>Slave mode:</u> SMP must be cleared when SPIx is used in Slave mode.</li> <li>CKE: SPIx Clock Edge Select bit<sup>(3)</sup></li> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from active clock state to active clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>1 = SSx pin not used by module; pin controlled by port function</li> <li>0 = KP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a low level</li> <li>0 = Slave mode</li> <li>0 = S</li></ul>								
<ul> <li>Slave mode: SMP must be cleared when SPIx is used in Slave mode. SMP must be cleared when SPIx is used in Slave mode. </li> <li>CKE: SPIx Clock Edge Select bit<sup>(3)</sup> <ol> <li>Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>SSEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>SSEN: Slave Select Enable (Slave mode)</li> <li>SSEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>SSEN: Slave Select is a low level; active state is a low level</li> <li>Idle state for clock is a high level; active state is a low level</li> <li>Idle state for clock is a low level; active state is a high level</li> <li>Idle state for clock is a low level; active state is a high level</li> <li>MSTEN: Master Mode Enable bit</li> <li>Master mode</li> <li>Slave mode</li> </ol> </li> <li>Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSX must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ul>								
<ul> <li>SMP must be cleared when SPIx is used in Slave mode.</li> <li>CKE: SPIx Clock Edge Select bit<sup>(3)</sup> <ol> <li>= Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>= Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>SEEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>= SSx pin used for Slave mode</li> <li>= SSx pin used for Slave mode</li> <li>= SSx pin not used by module; pin controlled by port function</li> </ol> </li> <li>CKP: Clock Polarity Select bit <ol> <li>= Idle state for clock is a high level; active state is a low level</li> <li>= Idle state for clock is a low level; active state is a high level</li> </ol> </li> <li>MSTEN: Master Mode Enable bit <ol> <li>= Master mode</li> <li>= Slave mode</li> </ol> </li> <li>If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for the Frame SPI modes (FRMEN = 1).</li> </ul>		-	a sampled at r		utput time			
<ul> <li>A CKE: SPIx Clock Edge Select bit<sup>(3)</sup></li> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>A SEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>1 = SSx pin used for Slave mode</li> <li>0 = SSx pin not used by module; pin controlled by port function</li> <li>CKP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Slave mode</li> <li>0 = If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ul>			e cleared when	SPIx is used in	Slave mode.			
<ul> <li>1 = Serial output data changes on transition from active clock state to Idle clock state (see bit 6)</li> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>it 7 SSEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>1 = SSx pin used for Slave mode</li> <li>0 = SSx pin not used by module; pin controlled by port function</li> <li>it 6 CKP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>it 5 MSTEN: Master Mode Enable bit</li> <li>1 = Master mode</li> <li>0 = Slave mode</li> </ul> Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1). 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.	bit 8							
<ul> <li>0 = Serial output data changes on transition from Idle clock state to active clock state (see bit 6)</li> <li>it 7 SSEN: Slave Select Enable (Slave mode) bit<sup>(4)</sup></li> <li>1 = SSx pin used for Slave mode</li> <li>0 = SSx pin not used by module; pin controlled by port function</li> <li>it 6 CKP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>it 5 MSTEN: Master Mode Enable bit</li> <li>1 = Master mode</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li> <li>1 = If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ul>					n from active c	lock state to Idl	e clock state (s	see bit 6)
<ul> <li>1 = SSx pin used for Slave mode</li> <li>0 = SSx pin not used by module; pin controlled by port function</li> <li>6 CKP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>wit 5 MSTEN: Master Mode Enable bit</li> <li>1 = Master mode</li> <li>0 = Slave mode</li> </ul> Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1). 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"		0 = Serial ou	itput data chan	ges on transitio	n from Idle cloo			
<ul> <li>0 = SSx pin not used by module; pin controlled by port function</li> <li>0 = SSx pin not used by module; pin controlled by port function</li> <li>0 = CKP: Clock Polarity Select bit</li> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li> <li>0 = Slave mode</li> <li>1 If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ul>	bit 7				oit <sup>(4)</sup>			
<ul> <li>6 CKP: Clock Polarity Select bit <ol> <li>I = Idle state for clock is a high level; active state is a low level</li> <li>Idle state for clock is a low level; active state is a high level</li> </ol> </li> <li>6 MSTEN: Master Mode Enable bit <ol> <li>Master mode</li> <li>Slave mode</li> </ol> </li> <li>1 If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).</li> <li>4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ul>					allad by mantfun	- ation		
<ul> <li>1 = Idle state for clock is a high level; active state is a low level</li> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>MSTEN: Master Mode Enable bit</li> <li>1 = Master mode</li> <li>0 = Slave mode</li> </ul> Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1). 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"	hit 6				Siled by port fur	ICUON		
<ul> <li>0 = Idle state for clock is a low level; active state is a high level</li> <li>MSTEN: Master Mode Enable bit</li> <li>1 = Master mode</li> <li>0 = Slave mode</li> </ul> Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information. 3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1). 4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"			•		e state is a low	امريما		
<ol> <li>1 = Master mode         <ul> <li>0 = Slave mode</li> </ul> </li> <li>If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ol>								
<ul> <li>0 = Slave mode</li> <li>Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>3: The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ul>	bit 5	MSTEN: Mas	ster Mode Enat	ole bit	C			
<ol> <li>If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ol>		1 = Master n	node					
<ul> <li>Select" for more information.</li> <li>If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ul>		0 = Slave mo	ode					
<ol> <li>If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.</li> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select"</li> </ol>	Note 1:			onfigured to an	available RPn	pin. See <b>Sectio</b>	on 9.4 "Periph	eral Pin
<ol> <li>The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Frame SPI modes (FRMEN = 1).</li> <li>If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Selection"</li> </ol>	2:	If DISSDO = 0, S	DOx must be o	configured to ar	n available RPn	pin. See <b>Secti</b>	on 9.4 "Peripl	heral Pin
4: If SSEN = 1, SSx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select	3:	The CKE bit is no	ot used in the F	ramed SPI mod	des. The user s	hould program	this bit to '0' fo	or the Framed
	٨.	•	,	nured to an ava	ilahle RPn nin	See Section 0	4 "Porinhora	l Pin Select
	4.			yureu tu ali ava	וומטוב הרוו אווו.	See Section 3		

#### REGISTER 14-2: SPIxCON1: SPIx CONTROL REGISTER 1 (CONTINUED)


- bit 4-2 SPRE2:SPRE0: Secondary Prescale bits (Master mode)
  - 111 = Secondary prescale 1:1
  - 110 = Secondary prescale 2:1
  - ...
  - 000 = Secondary prescale 8:1
- bit 1-0 **PPRE1:PPRE0:** Primary Prescale bits (Master mode)
  - 11 = Primary prescale 1:1
  - 10 = Primary prescale 4:1
  - 01 = Primary prescale 16:1
  - 00 = Primary prescale 64:1
- Note 1: If DISSCK = 0, SCKx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
  - 2: If DISSDO = 0, SDOx must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.
  - **3:** The CKE bit is not used in the Framed SPI modes. The user should program this bit to '0' for the Framed SPI modes (FRMEN = 1).
  - **4:** If SSEN = 1, SSx must be configured to an available RPn pin. See **Section 9.4 "Peripheral Pin Select"** for more information.

#### REGISTER 14-3: SPIxCON2: SPIx CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	U-0	U-0
FRMEN	SPIFSD	SPIFPOL	—	—	—	—	—
bit 15							bit 8


U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	_	SPIFE	SPIBEN
bit 7							bit 0

Legend:					
R = Reada	ble bit	W = Writable bit	U = Unimplemented bit,	read as '0'	
-n = Value	at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	
bit 15	1 = Frame	Framed SPIx Support bit ed SPIx support enabled ed SPIx support disabled			
bit 14	<b>SPIFSD:</b> 1 = Frame 0 = Frame	Control on SSx pin bit			
bit 13	1 = Frame	: Frame Sync Pulse Polarity e sync pulse is active-high e sync pulse is active-low	bit (Frame mode only)		
bit 12-2	Unimpler	nented: Read as '0'			
bit 1					
bit 0	1 = Enhai	Enhanced Buffer Enable bit nced Buffer enabled nced Buffer disabled (Legacy	y mode)		




#### FIGURE 14-3: SPI MASTER/SLAVE CONNECTION (STANDARD MODE)


#### FIGURE 14-4: SPI MASTER/SLAVE CONNECTION (ENHANCED BUFFER MODES)





















## EQUATION 14-1: RELATIONSHIP BETWEEN DEVICE AND SPI CLOCK SPEED<sup>(1)</sup>

FCY

FSCK = Primary Prescaler \* Secondary Prescaler

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

## TABLE 14-1: SAMPLE SCK FREQUENCIES<sup>(1,2)</sup>

	Fcy = 16 MHz			Secondary Prescaler Settings					
				4:1	6:1	8:1			
Primary Prescaler Settings	1:1	Invalid	8000	4000	2667	2000			
	4:1	4000	2000	1000	667	500			
	16:1	1000	500	250	167	125			
	64:1	250	125	63	42	31			
Fcy = 5 MHz									
Primary Prescaler Settings	1:1	5000	2500	1250	833	625			
	4:1	1250	625	313	208	156			
	16:1	313	156	78	52	39			
	64:1	78	39	20	13	10			

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: SCKx frequencies shown in kHz.

## 15.0 INTER-INTEGRATED CIRCUIT (I<sup>2</sup>C<sup>™</sup>)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Section 24. Inter-Integrated Circuit (I<sup>2</sup>C™)"* (DS39702).

The Inter-Integrated Circuit (I<sup>2</sup>C) module is a serial interface useful for communicating with other peripheral or microcontroller devices. These peripheral devices may be serial EEPROMs, display drivers, A/D Converters, etc.

The  $I^2C$  module supports these features:

- Independent master and slave logic
- 7-bit and 10-bit device addresses
- General call address, as defined in the I<sup>2</sup>C protocol
- Clock stretching to provide delays for the processor to respond to a slave data request
- Both 100 kHz and 400 kHz bus specifications.
- Configurable address masking
- Multi-Master modes to prevent loss of messages in arbitration
- Bus Repeater mode, allowing the acceptance of all messages as a slave regardless of the address
- Automatic SCL

A block diagram of the module is shown in Figure 15-1.

### 15.1 Peripheral Remapping Options


The  $I^2C$  modules are tied to fixed pin assignments, and cannot be reassigned to alternate pins using Peripheral Pin Select. To allow some flexibility with peripheral multiplexing, the  $I^2C^2$  module in 100-pin devices can be reassigned to the alternate pins designated as ASCL2 and ASDA2 during device configuration.


Pin assignment is controlled by the I2C2SEL Configuration bit; programming this bit (= 0) multiplexes the module to the ASCL2 and ASDA2 pins.

### 15.2 Communicating as a Master in a Single Master Environment

The details of sending a message in Master mode depends on the communications protocol for the device being communicated with. Typically, the sequence of events is as follows:

- 1. Assert a Start condition on SDAx and SCLx.
- 2. Send the I<sup>2</sup>C device address byte to the slave with a write indication.
- 3. Wait for and verify an Acknowledge from the slave.
- 4. Send the first data byte (sometimes known as the command) to the slave.
- 5. Wait for and verify an Acknowledge from the slave.
- 6. Send the serial memory address low byte to the slave.
- 7. Repeat steps 4 and 5 until all data bytes are sent.
- 8. Assert a Repeated Start condition on SDAx and SCLx.
- 9. Send the device address byte to the slave with a read indication.
- 10. Wait for and verify an Acknowledge from the slave.
- 11. Enable master reception to receive serial memory data.
- 12. Generate an ACK or NACK condition at the end of a received byte of data.
- 13. Generate a Stop condition on SDAx and SCLx.





### 15.3 Setting Baud Rate When Operating as a Bus Master

To compute the Baud Rate Generator reload value, use Equation 15-1.

#### EQUATION 15-1: COMPUTING BAUD RATE RELOAD VALUE<sup>(1,2)</sup>

$$FSCL = \frac{FCY}{I2CxBRG + 1 + \frac{FCY}{10,000,000}}$$
  
or  
$$I2CxBRG = \left(\frac{FCY}{FSCL} - \frac{FCY}{10,000,000}\right) - 1$$

**Note 1:** Based on FCY = FOSC/2; Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

## TABLE 15-1: I<sup>2</sup>C<sup>™</sup> CLOCK RATES<sup>(1,2)</sup>

### 15.4 Slave Address Masking

The I2CxMSK register (Register 15-3) designates address bit positions as "don't care" for both 7-Bit and 10-Bit Addressing modes. Setting a particular bit location (= 1) in the I2CxMSK register causes the slave module to respond whether the corresponding address bit value is a '0' or a '1'. For example, when I2CxMSK is set to '00010000', the slave module will detect both addresses, '0000000' and '0010000'.

To enable address masking, the IPMI (Intelligent Peripheral Management Interface) must be disabled by clearing the IPMIEN bit (I2CxCON<11>).

Note: As a result of changes in the I<sup>2</sup>C<sup>™</sup> protocol, the addresses in Table 15-2 are reserved and will not be acknowledged in Slave mode. This includes any address mask settings that include any of these addresses.

Required System	Fcy	I2CxB	RG Value	Actual	
FSCL	FCT	(Decimal) (Hexadecimal)		FSCL	
100 kHz	16 MHz	157	9D	100 kHz	
100 kHz	8 MHz	78	4E	100 kHz	
100 kHz	4 MHz	39	27	99 kHz	
400 kHz	16 MHz	37	25	404 kHz	
400 kHz	8 MHz	18	12	404 kHz	
400 kHz	4 MHz	9	9	385 kHz	
400 kHz	2 MHz	4	4	385 kHz	
1 MHz	16 MHz	13	D	1.026 MHz	
1 MHz	8 MHz	6	6	1.026 MHz	
1 MHz	4 MHz	3	3	0.909 MHz	

**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

2: These clock rate values are for guidance only. The actual clock rate can be affected by various system level parameters. The actual clock rate should be measured in its intended application.

### TABLE 15-2: I<sup>2</sup>C<sup>™</sup> RESERVED ADDRESSES<sup>(1)</sup>

Slave Address	R/W Bit	Description					
0000 000	0	General Call Address <sup>(2)</sup>					
0000 000	1	Start Byte					
0000 001	Х	Cbus Address					
0000 010	Х	Reserved					
0000 011	х	Reserved					
0000 1xx	Х	HS Mode Master Code					
1111 1xx	х	Reserved					
1111 0xx	х	10-Bit Slave Upper Byte <sup>(3)</sup>					

Note 1: The address bits listed here will never cause an address match, independent of address mask settings.

2: Address will be Acknowledged only if GCEN = 1.

3: Match on this address can only occur on the upper byte in 10-Bit Addressing mode.

R/W-0	U-0	R/W-0	R/W-1 HC	R/W-0	R/W-0	R/W-0	R/W-0
I2CEN		I2CSIDL	SCLREL	IPMIEN	A10M	DISSLW	SMEN
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC	R/W-0, HC
GCEN	STREN	ACKDT	ACKEN	RCEN	PEN	RSEN	SEN
bit 7				-		_	bit (
Legend:		HC = Hardwa	re Clearable bi	t			
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	1 as '0'	
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own
				o Ditio dict			0111
bit 15	12CEN: 12Cx	Enable bit					
			e and configure	s the SDAx an	d SCLx pins as	s serial port pins	6
		I2Cx module. A					
bit 14	Unimplemer	nted: Read as '	0'				
bit 13	I2CSIDL: Sto	op in Idle Mode	bit				
		ues module op			Idle mode		
		s module opera					
bit 12		CLx Release Co	ntrol bit (when	operating as I <sup>2</sup>	C Slave)		
	1 = Releases		look atratab)				
	0 = Holds SC If STREN = 1	CLx clock low (c	lock stretch)				
		<u>⊦.</u> e., software ma	write '0' to init	iate stretch an	d write '1' to re	lease clock)	
		ear at beginning					
	Hardware cle	ear at end of sla	ve reception.				
	If STREN = c						
		., software may			).		
bit 11		ear at beginning			II) Enable bit		
bit 11		lligent Peripher	-	-	-		
	1 = IPINI Sup 0 = IPMI mod	port mode is ei de disabled		esses Acknowl	eugeu		
bit 10	A10M: 10-Bit	t Slave Address	sing bit				
		) is a 10-bit slav	-				
	0 = I2CxADD	) is a 7-bit slave	address				
bit 9	DISSLW: Dis	able Slew Rate	Control bit				
		e control disable					
	0 = Slew rate	e control enable	d				
bit 8	0 = Slew rate SMEN: SMB	e control enable us Input Levels	d bit				
bit 8	0 = Slew rate SMEN: SMB 1 = Enables	e control enable	d bit ds compliant w	ith SMBus spe	cification		
bit 8 bit 7	<ul> <li>0 = Slew rate</li> <li>SMEN: SMB</li> <li>1 = Enables</li> <li>0 = Disables</li> </ul>	e control enable us Input Levels I/O pin threshol	d bit ds compliant w irresholds				
	0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables GCEN: Gene 1 = Enables	e control enable us Input Levels I/O pin threshol SMBus input th eral Call Enable interrupt when	d bit ds compliant w nresholds bit (when oper a general call a	ating as I <sup>2</sup> C sla	ave)	RSR	
	0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables GCEN: Gene 1 = Enables (module i	e control enable us Input Levels I/O pin threshol SMBus input th eral Call Enable interrupt when is enabled for re	d bit ds compliant winnesholds bit (when oper- a general call a ecception)	ating as I <sup>2</sup> C sla	ave)	RSR	
bit 7	0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables GCEN: General 1 = Enables (module i 0 = General	e control enable us Input Levels I/O pin threshol SMBus input the eral Call Enable interrupt when is enabled for re call address dis	d bit ds compliant w nresholds bit (when oper a general call a eception) abled	ating as I <sup>2</sup> C sla ddress is recei	ave) ved in the I2Cx	RSR	
	0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables GCEN: General 1 = Enables (module i 0 = General STREN: SCL	e control enable us Input Levels I/O pin threshol SMBus input the eral Call Enable interrupt when is enabled for re- call address dis _x Clock Stretch	d bit ds compliant winnesholds bit (when oper a general call a eception) abled n Enable bit (wh	ating as I <sup>2</sup> C sla ddress is recei	ave) ved in the I2Cx	RSR	
bit 7	0 = Slew rate SMEN: SMB 1 = Enables 0 = Disables GCEN: General (module i 0 = General STREN: SCL Used in conju	e control enable us Input Levels I/O pin threshol SMBus input the eral Call Enable interrupt when is enabled for re call address dis	d bit ds compliant winnesholds bit (when oper a general call a eception) abled n Enable bit (wh LREL bit.	ating as I <sup>2</sup> C sla ddress is recei en operating a	ave) ved in the I2Cx	RSR	

## REGISTER 15-1: I2CxCON: I2Cx CONTROL REGISTER

## **REGISTER 15-1:** I2CxCON: I2Cx CONTROL REGISTER (CONTINUED)

bit 5	ACKDT: Acknowledge Data bit (When operating as I <sup>2</sup> C master. Applicable during master receive.) Value that will be transmitted when the software initiates an Acknowledge sequence. 1 = Sends NACK during Acknowledge 0 = Sends ACK during Acknowledge
bit 4	<b>ACKEN:</b> Acknowledge Sequence Enable bit (When operating as I <sup>2</sup> C master. Applicable during master receive.)
	<ul> <li>1 = Initiates Acknowledge sequence on SDAx and SCLx pins and transmits ACKDT data bit. Hardware clear at end of master Acknowledge sequence.</li> <li>0 = Acknowledge sequence not in progress</li> </ul>
bit 3	<b>RCEN:</b> Receive Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Enables Receive mode for I<sup>2</sup>C. Hardware clear at end of eighth bit of master receive data byte.</li> <li>0 = Receives sequence not in progress</li> </ul>
bit 2	<b>PEN:</b> Stop Condition Enable bit (when operating as I <sup>2</sup> C master)
	<ul> <li>1 = Initiates Stop condition on SDAx and SCLx pins. Hardware clear at end of master Stop sequence.</li> <li>0 = Stop condition not in progress</li> </ul>
bit 1	<b>RSEN:</b> Repeated Start Condition Enabled bit (when operating as I <sup>2</sup> C master)
	1 = Initiates Repeated Start condition on SDAx and SCLx pins. Hardware clear at end of master Repeated Start sequence.
	0 = Repeated Start condition not in progress
bit 0	<b>SEN</b> : Start Condition Enabled bit (when operating as I <sup>2</sup> C master)
	1 = Initiates Start condition on SDAx and SCLx pins. Hardware clear at end of master Start sequence.

0 = Start condition not in progress

#### REGISTER 15-2: I2CxSTAT: I2Cx STATUS REGISTER

R-0, HSC	R-0, HSC	U-0	U-0	U-0	R/C-0, HS	R-0, HSC	R-0, HSC
ACKSTAT	TRSTAT	—	_	—	BCL	GCSTAT	ADD10
bit 15							bit 8

R/C-0, HS	R/C-0, HS	R-0, HSC	R/C-0, HSC	R/C-0, HSC	R-0, HSC	R-0, HSC	R-0, HSC
IWCOL	I2COV	D/A	Р	S	R/W	RBF	TBF
bit 7							bit 0

Legend:	C = Clearable bit	HS = Hardware Settable bit	HSC = Hardware Settable/ Clearable bit
R = Readable bit	R = Readable bit W = Writable bit		as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	ACKSTAT: Acknowledge Status bit
	1 = NACK was detected last
	0 = ACK was detected last
	Hardware set or clear at end of Acknowledge.
bit 14	TRSTAT: Transmit Status bit
	(When operating as I <sup>2</sup> C master. Applicable to master transmit operation.)
	1 = Master transmit is in progress (8 bits + ACK)
	0 = Master transmit is not in progress
	Hardware set at beginning of master transmission. Hardware clear at end of slave Acknowledge.
bit 13-11	Unimplemented: Read as '0'
bit 10	BCL: Master Bus Collision Detect bit
	1 = A bus collision has been detected during a master operation
	<ul> <li>No collision</li> <li>Hardware set at detection of bus collision.</li> </ul>
<b>h</b> :# 0	
bit 9	GCSTAT: General Call Status bit
	<ol> <li>General call address was received</li> <li>General call address was not received</li> </ol>
	Hardware set when address matches general call address. Hardware clear at Stop detection.
bit 8	ADD10: 10-Bit Address Status bit
	1 = 10-bit address was matched
	0 = 10-bit address was not matched
	Hardware set at match of 2nd byte of matched 10-bit address. Hardware clear at Stop detection.
bit 7	IWCOL: Write Collision Detect bit
	1 = An attempt to write the I2CxTRN register failed because the I <sup>2</sup> C module is busy
	<ul> <li>No collision</li> <li>Hardware set at occurrence of write to I2CxTRN while busy (cleared by software).</li> </ul>
bit 6	I2COV: Receive Overflow Flag bit
bit 0	1 = A byte was received while the I2CxRCV register is still holding the previous byte
	0 = No  overflow
	Hardware set at attempt to transfer I2CxRSR to I2CxRCV (cleared by software).
bit 5	D/A: Data/Address bit (when operating as I <sup>2</sup> C slave)
	1 = Indicates that the last byte received was data
	0 = Indicates that the last byte received was device address
	Hardware clear at device address match. Hardware set by write to I2CxTRN or by reception of slave byte.

## REGISTER 15-2: I2CxSTAT: I2Cx STATUS REGISTER (CONTINUED)

bit 4	P: Stop bit
	1 = Indicates that a Stop bit has been detected last
	0 = Stop bit was not detected last
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 3	S: Start bit
	<ul> <li>1 = Indicates that a Start (or Repeated Start) bit has been detected last</li> <li>0 = Start bit was not detected last</li> </ul>
	Hardware set or clear when Start, Repeated Start or Stop detected.
bit 2	<b>R/W</b> : Read/Write Information bit (when operating as I <sup>2</sup> C slave)
	<ul> <li>1 = Read – indicates data transfer is output from slave</li> <li>0 = Write – indicates data transfer is input to slave</li> <li>Hardware set or clear after reception of I<sup>2</sup>C device address byte.</li> </ul>
bit 1	RBF: Receive Buffer Full Status bit
	1 = Receive complete, I2CxRCV is full
	0 = Receive not complete, I2CxRCV is empty
	Hardware set when I2CxRCV is written with received byte. Hardware clear when software reads I2CxRCV.
bit 0	TBF: Transmit Buffer Full Status bit
	1 = Transmit in progress, I2CxTRN is full
	0 = Transmit complete, I2CxTRN is empty
	Hardware set when software writes I2CxTRN. Hardware clear at completion of data transmission.

#### REGISTER 15-3: I2CxMSK: I2Cx SLAVE MODE ADDRESS MASK REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	AMSK9	AMSK8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| AMSK7 | AMSK6 | AMSK5 | AMSK4 | AMSK3 | AMSK2 | AMSK1 | AMSK0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-10 Unimplemented: Read as '0'

bit 9-0

AMSK9:AMSK0: Mask for Address Bit x Select bits

1 = Enable masking for bit x of incoming message address; bit match not required in this position

0 = Disable masking for bit x; bit match required in this position

# 16.0 UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER (UART)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	"PIC24F Family Reference Manual",
	"Section 21. UART" (DS39708).

The Universal Asynchronous Receiver Transmitter (UART) module is one of the serial I/O modules available in the PIC24F device family. The UART is a full-duplex asynchronous system that can communicate with peripheral devices, such as personal computers, LIN, RS-232 and RS-485 interfaces. The module also supports a hardware flow control option with the UxCTS and UxRTS pins and also includes an IrDA<sup>®</sup> encoder and decoder.

The primary features of the UART module are:


- Full-Duplex, 8 or 9-Bit data transmission through the UxTX and UxRX pins
- Even, Odd or No Parity options (for 8-bit data)
- One or two Stop bits
- Hardware Flow Control option with UxCTS and UxRTS pins

- Fully Integrated Baud Rate Generator with 16-Bit Prescaler
- Baud Rates Ranging from 1 Mbps to 15 bps at 16 MIPS
- 4-Deep, First-In-First-Out (FIFO) Transmit Data Buffer
- 4-Deep FIFO Receive Data Buffer
- Parity, Framing and Buffer Overrun Error Detection
- Support for 9-bit mode with Address Detect (9th bit = 1)
- · Transmit and Receive Interrupts
- Loopback mode for Diagnostic Support
- Support for Sync and Break Characters
- · Supports Automatic Baud Rate Detection
- · IrDA Encoder and Decoder Logic
- 16x Baud Clock Output for IrDA Support

A simplified block diagram of the UART is shown in Figure 16-1. The UART module consists of these key important hardware elements:

- · Baud Rate Generator
- Asynchronous Transmitter
- Asynchronous Receiver





© 2008 Microchip Technology Inc.

### 16.1 UART Baud Rate Generator (BRG)

The UART module includes a dedicated 16-bit Baud Rate Generator. The UxBRG register controls the period of a free-running, 16-bit timer. Equation 16-1 shows the formula for computation of the baud rate with BRGH = 0.

#### EQUATION 16-1: UART BAUD RATE WITH BRGH = $0^{(1,2)}$

Baud Rate =  $\frac{FCY}{16 \cdot (UxBRG + 1)}$ UxBRG =  $\frac{FCY}{16 \cdot Baud Rate} - 1$ 

**Note 1:** FCY denotes the instruction cycle clock frequency (Fosc/2).

2: Based on FCY = Fosc/2, Doze mode and PLL are disabled.

Example 16-1 shows the calculation of the baud rate error for the following conditions:

- Fcy = 4 MHz
- Desired Baud Rate = 9600

The maximum baud rate (BRGH = 0) possible is Fcy/16 (for UxBRG = 0) and the minimum baud rate possible is Fcy/(16 \* 65536).

Equation 16-2 shows the formula for computation of the baud rate with BRGH = 1.

#### EQUATION 16-2: UART BAUD RATE WITH BRGH = $1^{(1,2)}$

		Baud Rate = $\frac{FCY}{4 \cdot (UxBRG + 1)}$
		$UxBRG = \frac{FCY}{4 \cdot Baud Rate} - 1$
Note	1:	Fcy denotes the instruction cycle clock frequency.
	2:	Based on FCY = FOSC/2, Doze mode

and PLL are disabled.

The maximum baud rate (BRGH = 1) possible is FCY/4 (for UxBRG = 0) and the minimum baud rate possible is FCY/(4 \* 65536).

Writing a new value to the UxBRG register causes the BRG timer to be reset (cleared). This ensures the BRG does not wait for a timer overflow before generating the new baud rate.

### EXAMPLE 16-1: BAUD RATE ERROR CALCULATION (BRGH = 0)<sup>(1)</sup>

Desired Baud Rate = FCY/(16 (UxBRG + 1))Solving for UxBRG value: UxBRG = ((FCY/Desired Baud Rate)/16) - 1UxBRG = ((400000/9600)/16) - 1UxBRG = 2.5 Calculated Baud Rate= 4000000/(16 (25 + 1)) = 9615 Error (Calculated Baud Rate - Desired Baud Rate) = Desired Baud Rate = (9615 - 9600)/9600= 0.16%**Note 1:** Based on FCY = FOSC/2, Doze mode and PLL are disabled.

## 16.2 Transmitting in 8-Bit Data Mode

- 1. Set up the UART:
  - a) Write appropriate values for data, parity and Stop bits.
  - b) Write appropriate baud rate value to the UxBRG register.
  - c) Set up transmit and receive interrupt enable and priority bits.
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt two cycles after being set).
- 4. Write data byte to lower byte of UxTXREG word. The value will be immediately transferred to the Transmit Shift Register (TSR), and the serial bit stream will start shifting out with next rising edge of the baud clock.
- Alternately, the data byte may be transferred while UTXEN = 0, and then the user may set UTXEN. This will cause the serial bit stream to begin immediately because the baud clock will start from a cleared state.
- 6. A transmit interrupt will be generated as per interrupt control bit, UTXISELx.

### 16.3 Transmitting in 9-Bit Data Mode

- 1. Set up the UART (as described in Section 16.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. Set the UTXEN bit (causes a transmit interrupt).
- 4. Write UxTXREG as a 16-bit value only.
- 5. A word write to UxTXREG triggers the transfer of the 9-bit data to the TSR. Serial bit stream will start shifting out with the first rising edge of the baud clock.
- 6. A transmit interrupt will be generated as per the setting of control bit, UTXISELx.

# 16.4 Break and Sync Transmit Sequence

The following sequence will send a message frame header made up of a Break, followed by an auto-baud Sync byte.

- 1. Configure the UART for the desired mode.
- 2. Set UTXEN and UTXBRK to set up the Break character.
- 3. Load the UxTXREG with a dummy character to initiate transmission (value is ignored).
- 4. Write '55h' to UxTXREG; this loads the Sync character into the transmit FIFO.
- 5. After the Break has been sent, the UTXBRK bit is reset by hardware. The Sync character now transmits.

### 16.5 Receiving in 8-Bit or 9-Bit Data Mode

- 1. Set up the UART (as described in Section 16.2 "Transmitting in 8-Bit Data Mode").
- 2. Enable the UART.
- 3. A receive interrupt will be generated when one or more data characters have been received as per interrupt control bit, URXISELx.
- 4. Read the OERR bit to determine if an overrun error has occurred. The OERR bit must be reset in software.
- 5. Read UxRXREG.

The act of reading the UxRXREG character will move the next character to the top of the receive FIFO, including a new set of PERR and FERR values.

## 16.6 Operation of UxCTS and UxRTS Control Pins

UARTx Clear to Send (UxCTS) and Request to Send (UxRTS) are the two hardware controlled pins that are associated with the UART module. These two pins allow the UART to operate in Simplex and Flow Control mode. They are implemented to control the transmission and reception between the Data Terminal Equipment (DTE). The UEN1:UEN0 bits in the UxMODE register configure these pins.

# 16.7 Infrared Support

The UART module provides two types of infrared UART support: one is the IrDA clock output to support external IrDA encoder and decoder device (legacy module support), and the other is the full implementation of the IrDA encoder and decoder. Note that because the IrDA modes require a 16x baud clock, they will only work when the BRGH bit (UxMODE<3>) is '0'.

#### 16.7.1 IrDA CLOCK OUTPUT FOR EXTERNAL IrDA SUPPORT

To support external IrDA encoder and decoder devices, the BCLKx pin (same as the UxRTS pin) can be configured to generate the 16x baud clock. With UEN1:UEN0 = 11, the BCLKx pin will output the 16x baud clock if the UART module is enabled. It can be used to support the IrDA codec chip.

# 16.7.2 BUILT-IN IrDA ENCODER AND DECODER

The UART has full implementation of the IrDA encoder and decoder as part of the UART module. The built-in IrDA encoder and decoder functionality is enabled using the IREN bit (UxMODE<12>). When enabled (IREN = 1), the receive pin (UxRX) acts as the input from the infrared receiver. The transmit pin (UxTX) acts as the output to the infrared transmitter.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	U-0	R/W-0	R/W-0		
UARTEN <sup>(1)</sup>	_	USIDL	IREN <sup>(2)</sup>	RTSMD	_	UEN1	UEN0		
bit 15		•				•	bit 8		
R/C-0, HC	R/W-0	R/W-0, HC	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
WAKE	LPBACK	ABAUD	RXINV	BRGH	PDSEL1	PDSEL0	STSEL		
bit 7							bit C		
Legend:		C = Clearable	bit	HC = Hardwa	re Clearable bi	t			
R = Readable	e bit	W = Writable	oit	U = Unimplen	nented bit, read	l as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own		
bit 15	1 = UARTx is	RTx Enable bit enabled; all UA disabled; all U	ARTx pins are						
bit 14	Unimplemen	ted: Read as 'd	)'						
bit 13	USIDL: Stop i	in Idle Mode bit							
		ue module ope module operat			e mode				
bit 12	IREN: IrDA <sup>®</sup> Encoder and Decoder Enable bit <sup>(2)</sup>								
		oder and decoo oder and decoo							
bit 11	RTSMD: Mode Selection for UxRTS Pin bit								
		in in Simplex m in in Flow Cont							
bit 10	Unimplemen	ted: Read as '	)'						
bit 9-8		UARTx Enable							
	10 = UxTX, 01 = UxTX,	UxRX and BCL UxRX, UxCTS a UxRX and UxR nd UxRX pins a	and UxRTS pii TS pins are er	ns are enabled abled and use	and used d; UxCTS pin c	ontrolled by PC	ORT latches		
bit 7	WAKE: Wake	-up on Start Bit	Detect During	g Sleep Mode E	nable bit				
		vill continue to s on following ris -up enabled		RX pin; interrup	ot generated on	falling edge, b	it cleared in		
bit 6		RTx Loopback	Mode Select I	oit					
	1 = Enable L	oopback mode k mode is disab							
bit 5	-	-Baud Enable							
Dit U	1 = Enable b cleared ir	aud rate measi hardware upo e measurement	urement on the		er – requires re	ception of a Sy	nc field (55h);		
	ction 9.4 "Per	ne peripheral in <b>ipheral Pin Se</b>	lect" for more		-	vailable RPn p	in. See		

#### REGISTER 16-1: UXMODE: UARTX MODE REGISTER

2: This feature is only available for the 16x BRG mode (BRGH = 0).

#### **REGISTER 16-1: UXMODE: UARTX MODE REGISTER (CONTINUED)**

- bit 4 **RXINV:** Receive Polarity Inversion bit
  - 1 = UxRX Idle state is '0'
    - 0 = UxRX Idle state is '1'
- bit 3 BRGH: High Baud Rate Enable bit
  - 1 = BRG generates 4 clocks per bit period (4x baud clock, High-Speed mode)
  - 0 = BRG generates 16 clocks per bit period (16x baud clock, Standard mode)
- bit 2-1 **PDSEL1:PDSEL0:** Parity and Data Selection bits
  - 11 = 9-bit data, no parity
    - 10 = 8-bit data, odd parity
  - 01 = 8-bit data, even parity
  - 00 = 8-bit data, no parity
- bit 0 STSEL: Stop Bit Selection bit
  - 1 = Two Stop bits
    - 0 = One Stop bit
- **Note 1:** If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See **Section 9.4 "Peripheral Pin Select"** for more information.
  - 2: This feature is only available for the 16x BRG mode (BRGH = 0).

#### REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER

R/W-0	R/W-0	R/W-0	U-0	R/W-0 HC	R/W-0	R-0	R-1
UTXISEL1	UTXINV <sup>(1)</sup>	UTXISEL0	—	UTXBRK	UTXEN <sup>(2)</sup>	UTXBF	TRMT
bit 15							bit 8

R/W-0	R/W-0	R/W-0	R-1	R-0	R-0	R/C-0	R-0
URXISEL1	URXISEL0	ADDEN	RIDLE	PERR	FERR	OERR	URXDA
bit 7							bit 0

Legend:	C = Clearable bit	HC = Hardware Cleara	ible bit
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15,13 UTXISEL1:UTXISEL0: Transmission Interrupt Mode Selection bits

- 11 = Reserved; do not use
- 10 = Interrupt when a character is transferred to the Transmit Shift Register (TSR) and as a result, the transmit buffer becomes empty
- 01 = Interrupt when the last character is shifted out of the Transmit Shift Register; all transmit operations are completed
- 00 = Interrupt when a character is transferred to the Transmit Shift Register (this implies there is at least one character open in the transmit buffer)

#### bit 14 UTXINV: IrDA<sup>®</sup> Encoder Transmit Polarity Inversion bit<sup>(1)</sup>

DIL 14	
	$\frac{ \text{REN} = 0}{2}$
	1 = UxTX Idle '0' 0 = UxTX Idle '1'
	IREN = 1: 1 = UxTX Idle '1'
	0 = UxTX Idle  1
bit 12	Unimplemented: Read as '0'
bit 11	UTXBRK: Transmit Break bit
	<ul> <li>1 = Send Sync Break on next transmission – Start bit, followed by twelve '0' bits, followed by Stop bit; cleared by hardware upon completion</li> </ul>
	0 = Sync Break transmission disabled or completed
bit 10	UTXEN: Transmit Enable bit <sup>(2)</sup>
	1 = Transmit enabled, UxTX pin controlled by UARTx
	<ul> <li>Transmit disabled, any pending transmission is aborted and buffer is reset. UxTX pin controlled by PORT.</li> </ul>
bit 9	UTXBF: Transmit Buffer Full Status bit (read-only)
	1 = Transmit buffer is full
	0 = Transmit buffer is not full, at least one more character can be written
bit 8	TRMT: Transmit Shift Register Empty bit (read-only)
	1 = Transmit Shift Register is empty and transmit buffer is empty (the last transmission has completed)
	0 = Transmit Shift Register is not empty, a transmission is in progress or queued
bit 7-6	URXISEL1:URXISEL0: Receive Interrupt Mode Selection bits
	11 = Interrupt is set on RSR transfer, making the receive buffer full (i.e., has 4 data characters)
	10 = Interrupt is set on RSR transfer, making the receive buffer 3/4 full (i.e., has 3 data characters)
	0x = Interrupt is set when any character is received and transferred from the RSR to the receive buffer. Receive buffer has one or more characters.

**Note 1:** Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.

#### REGISTER 16-2: UxSTA: UARTx STATUS AND CONTROL REGISTER (CONTINUED)

bit 5	<b>ADDEN:</b> Address Character Detect bit (bit 8 of received data = 1)
	<ul> <li>1 = Address Detect mode enabled. If 9-bit mode is not selected, this does not take effect.</li> <li>0 = Address Detect mode disabled</li> </ul>
bit 4	RIDLE: Receiver Idle bit (read-only)
	<ul><li>1 = Receiver is Idle</li><li>0 = Receiver is active</li></ul>
bit 3	PERR: Parity Error Status bit (read-only)
	<ul> <li>1 = Parity error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Parity error has not been detected</li> </ul>
bit 2	FERR: Framing Error Status bit (read-only)
	<ul> <li>1 = Framing error has been detected for the current character (character at the top of the receive FIFO)</li> <li>0 = Framing error has not been detected</li> </ul>
bit 1	OERR: Receive Buffer Overrun Error Status bit (clear/read-only)
	1 = Receive buffer has overflowed
	<ul> <li>0 = Receive buffer has not overflowed (clearing a previously set OERR bit (1 → 0 transition) will reset the receiver buffer and the RSR to the empty state</li> </ul>
bit 0	URXDA: Receive Buffer Data Available bit (read-only)
	<ul> <li>1 = Receive buffer has data, at least one more character can be read</li> <li>0 = Receive buffer is empty</li> </ul>
Note	1: Value of bit only affects the transmit properties of the module when the IrDA encoder is enabled (IREN = 1).

2: If UARTEN = 1, the peripheral inputs and outputs must be configured to an available RPn pin. See Section 9.4 "Peripheral Pin Select" for more information.

NOTES:


# 17.0 PARALLEL MASTER PORT (PMP)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Section 13. Parallel Master Port (PMP)"* (DS39713).

The Parallel Master Port (PMP) module is a parallel 8-bit I/O module, specifically designed to communicate with a wide variety of parallel devices, such as communication peripherals, LCDs, external memory devices and microcontrollers. Because the interface to parallel peripherals varies significantly, the PMP is highly configurable.

Key features of the PMP module include:

- Up to 16 Programmable Address Lines
- · Up to 2 Chip Select Lines
- Programmable Strobe Options:
  - Individual Read and Write Strobes or;
    Read/Write Strobe with Enable Strobe
- Address Auto-Increment/Auto-Decrement
- Programmable Address/Data Multiplexing
- Programmable Polarity on Control Signals
- Legacy Parallel Slave Port Support
- Enhanced Parallel Slave Support:
  - Address Support
  - 4-Byte Deep Auto-Incrementing Buffer
- · Programmable Wait States
- Selectable Input Voltage Levels



### FIGURE 17-1: PMP MODULE OVERVIEW

© 2008 Microchip Technology Inc.

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0			
PMPEN	—	PSIDL	ADRMUX1	ADRMUX0	PTBEEN	PTWREN	PTRDEN			
bit 15							bit			
R/W-0	R/W-0	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0 <sup>(1)</sup>	R/W-0	R/W-0	R/W-0			
CSF1	CSF0	ALP	CS2P	CS1P	BEP	WRSP	RDSP			
bit 7	1			1			bit			
Legend:										
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit, read	d as '0'				
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkn	iown			
bit 15	PMPEN: Par	allel Master Po	rt Enable bit							
	1 = PMP en									
bit 14		abled, no off-ch nted: Read as '		ormea						
bit 13	-	in Idle Mode bi								
bit 10				evice enters Idle	mode					
		e module opera								
bit 12-11	ADRMUX1:ADRMUX0: Address/Data Multiplexing Selection bits									
	11 = Reserved									
	<ul> <li>10 = All 16 bits of address are multiplexed on PMD&lt;7:0&gt; pins</li> <li>01 = Lower 8 bits of address are multiplexed on PMD&lt;7:0&gt; pins, upper 3 bits are multiplexed or</li> </ul>									
	PMA<10:8>									
		ss and data app	-	-						
bit 10	PTBEEN: Byte Enable Port Enable bit (16-Bit Master mode)									
	1 = PMBE po 0 = PMBE po									
bit 9	<ul> <li>0 = PMBE port disabled</li> <li>PTWREN: Write Enable Strobe Port Enable bit</li> </ul>									
	1 = PMWR/	PMENB port en	abled							
bit 8	0 = PMWR/PMENB port disabled <b>PTRDEN:</b> Read/Write Strobe Port Enable bit									
	_	MWR port ena								
		PMWR port disa								
bit 7-6		CSF1:CSF0: Chip Select Function bits								
~	11 = Reserved									
		ed								
2		ed functions as cl								
	10 = PMCS1	ed functions as cl ed								
bit 5	10 = PMCS1 01 = Reserve 00 = Reserve ALP: Addres	ed I functions as cl ed ed ss Latch Polarity	nip set <sup>,</sup> bit <sup>(1)</sup>							
	10 = PMCS1 01 = Reserve 00 = Reserve ALP: Addres 1 = Active-h	ed functions as cl ed ed	nip set / bit <sup>(1)</sup> d PMALH)							
	10 = PMCS1 01 = Reserve 00 = Reserve ALP: Addres 1 = Active-h 0 = Active-lo CS2P: Chip	ed functions as cl ed ed s Latch Polarity igh <u>(PMALL</u> and ow (PMALL and Select 2 Polarity	nip set / bit <sup>(1)</sup> d <u>PMALH)</u> PMALH) / bit <sup>(1)</sup>							
bit 5	10 = PMCS1 01 = Reserve 00 = Reserve ALP: Addres 1 = Active-h 0 = Active-lo CS2P: Chip 1 = Active-h	ed functions as ch ed ed ss Latch Polarity igh <u>(PMALL</u> and ww (PMALL and	hip set / bit <sup>(1)</sup> d PMALH) PMALH) / bit <sup>(1)</sup> 1CS2)							
bit 5	10 = PMCS1 01 = Reserve 00 = Reserve ALP: Addres 1 = Active-h 0 = Active-lo CS2P: Chip 1 = Active-h 0 = Active-lo	ed functions as ched ed ss Latch Polarity igh <u>(PMALL</u> and ow (PMALL and Select 2 Polarity igh <u>(PMCS2/PM</u>	hip set / bit <sup>(1)</sup> d PMALH) PMALH) / bit <sup>(1)</sup> /CS2) CS2)							

Note 1: These bits have no effect when their corresponding pins are used as address lines.

## REGISTER 17-1: PMCON: PARALLEL MASTER PORT CONTROL REGISTER (CONTINUED)

bit 2	<b>BEP:</b> Byte Enable Polarity bit 1 = Byte enable active-high (PMBE) 0 = Byte enable active-low (PMBE)
bit 1	WRSP: Write Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Write strobe active-high (PMWR) 0 = Write strobe active-low (PMWR)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Enable strobe active-high (PMENB) 0 = Enable strobe active-low (PMENB)
bit 0	RDSP: Read Strobe Polarity bit
	For Slave modes and Master mode 2 (PMMODE<9:8> = 00, 01, 10): 1 = Read strobe active-high (PMRD) 0 = Read strobe active-low (PMRD)
	For Master mode 1 (PMMODE<9:8> = 11): 1 = Read/write strobe active-high (PMRD/PMWR) 0 = Read/write strobe active-low (PMRD/PMWR)

Note 1: These bits have no effect when their corresponding pins are used as address lines.

R-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
BUSY	IRQM1	IRQM0	INCM1	INCM0	MODE16	MODE1	MODE0				
bit 15				-			bit 8				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
WAITB1 <sup>(1)</sup>	WAITB0 <sup>(1)</sup>	WAITM3	WAITM2	WAITM1	WAITM0	WAITE1 <sup>(1)</sup>	WAITE0 <sup>(1)</sup>				
bit 7		•					bit (				
Legend:											
R = Readabl	le bit	W = Writable	bit	U = Unimple	mented bit, read	d as '0'					
-n = Value at	t POR	'1' = Bit is set		'0' = Bit is cl	eared	x = Bit is unkr	nown				
bit 15	BUSY: Busy	bit (Master mo	de only)								
	-	usy (not useful	• •	essor stall is a	ictive)						
bit 14-13		I0: Interrupt Re	auest Mode b	ite							
51(14-15	11 = Interrup	ot generated w	nen Read Buff	er 3 is read or	Write Buffer 3 is	,					
		or on a read or write operation when PMA<1:0> = 11 (Addressable PSP mode only)									
		<ul> <li>10 = No interrupt generated, processor stall activated</li> <li>01 = Interrupt generated at the end of the read/write cycle</li> </ul>									
	00 = No interrupt generated										
bit 12-11	INCM1:INCM0: Increment Mode bits										
	11 = PSP read and write buffers auto-increment (Legacy PSP mode only)										
	<ul> <li>10 = Decrement ADDR&lt;10:0&gt; by 1 every read/write cycle</li> <li>01 = Increment ADDR&lt;10:0&gt; by 1 every read/write cycle</li> </ul>										
	00 = No increment or decrement of address										
bit 10		MODE16: 8/16-Bit Mode bit									
					o the Data regis the Data registe						
bit 9-8		DE0: Parallel P			C C						
		11 = Master mode 1 (PMCS1, PMRD/PMWR, PMENB, PMBE, PMA <x:0> and PMD&lt;7:0&gt;)</x:0>									
	10 = Master mode 2 (PMCS1, PMRD, PMWR, PMBE, PMA <x:0> and PMD&lt;7:0&gt;)</x:0>										
	01 = Enhanced PSP, control signals (PMRD, PMWR, PMCS1, PMD<7:0> and PMA<1:0>) 00 = Legacy Parallel Slave Port, control signals (PMRD, PMWR, PMCS1 and PMD<7:0>)										
bit 7-6	•••			•			- /				
	11 = Data w	WAITB1:WAITB0: Data Setup to Read/Write Wait State Configuration bits <sup>(1)</sup> 11 = Data wait of 4 Tcy; multiplexed address phase of 4 Tcy									
		10 = Data wait of 3 Tcy; multiplexed address phase of 3 Tcy									
	<ul> <li>01 = Data wait of 2 Tcy; multiplexed address phase of 2 Tcy</li> <li>00 = Data wait of 1 Tcy; multiplexed address phase of 1 Tcy</li> </ul>										
bit 5-2			-	-	te Configuration	bits					
		of additional 15	TCY		·						
	 0001 = Wait of additional 1 Tcy 0000 = No additional wait cycles (operation forced into one Tcy) <sup>(2)</sup>										
						<b>`</b>					
bit 1-0	11 = Wait of		a Atter Strobe	vvait State Cor	nfiguration bits <sup>(1)</sup>						
	10 = Wait of										
	01 = Wait of	2 TCY									
	00 = Wait of	1 TCY									
Note 1: W	VAITB and WAIT	E bits are igno	red whenever	WAITM3:WAI	TM0 = 0000.						

### REGISTER 17-2: PMMODE: PARALLEL MASTER PORT MODE REGISTER

2: A single cycle delay is required between consecutive read and/or write operations.

### REGISTER 17-3: PMADDR: PARALLEL MASTER PORT ADDRESS REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
CS2	CS1		ADDR<13:8>						
bit 15						bit 8			
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0		
			ADD	)R<7:0>					
bit 7							bit 0		
Legend:									
R = Readal	ole bit	W = Writable I	oit	U = Unimplem	nented bit, rea	ad as '0'			
-n = Value a	at POR	'1' = Bit is set		'0' = Bit is cleared		x = Bit is unkr	nown		
bit 15	<b>CS2:</b> Chip §	Select 2 bit							
		lect 2 is active lect 2 is inactive							
bit 14	CS1: Chip S	Select 1 bit							
	•	lect 1 is active							
	0 = Chip se	lect 1 is inactive							

bit 13-0 ADDR13:ADDR0: Parallel Port Destination Address bits

#### REGISTER 17-4: PMAEN: PARALLEL MASTER PORT ENABLE REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PTEN15	PTEN14	PTEN13	PTEN12	PTEN11	PTEN10	PTEN9	PTEN8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PTEN7 | PTEN6 | PTEN5 | PTEN4 | PTEN3 | PTEN2 | PTEN1 | PTEN0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	PTEN15:PTEN14: PMCSx Strobe Enable bit
	1 = PMA15 and PMA14 function as either PMA<15:14> or PMCS2 and PMCS1
	0 = PMA15 and PMA14 function as port I/O
bit 13-2	PTEN13:PTEN2: PMP Address Port Enable bits
	1 = PMA<13:2> function as PMP address lines
	0 = PMA<13:2> function as port I/O
bit 1-0	PTEN1:PTEN0: PMALH/PMALL Strobe Enable bits
	<ul> <li>1 = PMA1 and PMA0 function as either PMA&lt;1:0&gt; or PMALH and PMALL</li> <li>0 = PMA1 and PMA0 pads functions as port I/O</li> </ul>

© 2008 Microchip Technology Inc.

#### REGISTER 17-5: PMSTAT: PARALLEL MASTER PORT STATUS REGISTER

			-						
R-0	R/W-0, HS	U-0	U-0	R-0	R-0	R-0	R-0		
IBF	IBOV		_	IB3F	IB2F	IB1F	IB0F		
bit 15				·			bit 8		
R-1	R/W-0, HS	U-0	U-0	R-1	R-1	R-1	R-1		
OBE	OBUF			OB3E	OB2E	OB1E	OB0E		
bit 7							bit		
Legend:		HS = Hardwa	e Set bit						
R = Readab	ole bit	W = Writable	oit	U = Unimplen	nented bit, read	d as '0'			
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	iown		
bit 15	IBF: Input But	fer Full Status	bit						
		<ul> <li>1 = All writable input buffer registers are full</li> <li>0 = Some or all of the writable input buffer registers are empty</li> </ul>							
			-	registers are e	mpty				
bit 14	•	uffer Overflow		ster occurred (r	nuat ha alaara	d in coffworo)			
	0 = No overflo		nput byte regi	ster occurred (r		a in soltware)			
bit 13-12	Unimplement	ted: Read as '	)'						
bit 11-8	-	33F:IB0F Input Buffer x Status Full bits							
	1 = Input buff	er contains dat	a that has not	been read (rea	ding buffer will	clear this bit)			
	0 = Input buff	er does not co	ntain any unre	ad data					
bit 7		OBE: Output Buffer Empty Status bit							
	<ul> <li>1 = All readable output buffer registers are empty</li> <li>0 = Some or all of the readable output buffer registers are full</li> </ul>								
bit 6			•	•					
DILO	•	<b>OBUF:</b> Output Buffer Underflow Status bits 1 = A read occurred from an empty output byte register (must be cleared in software)							
	0 = No under			byte register (r		u in soltware)			
bit 5-4	Unimplement	ted: Read as '	)'						
bit 3-0	-	Output Buffer x		/ bit					
		•		the buffer will c	lear this bit)				
		uffer contains d							

#### **REGISTER 17-6:** PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	_	-	—	—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
_	_	_	_	—	_	RTSECSEL <sup>(1)</sup>	PMPTTL
bit 7		•		<u>.</u>			bit 0
Legend:							
R = Readable bit W = Writable bit		oit	U = Unimplemented bit, read as '0'				
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x =		x = Bit is unkno	x = Bit is unknown				

bit 15-2 Unimplemented: Read as '0'

bit 1 RTSECSEL: RTCC Seconds Clock Output Select bit<sup>(1)</sup> 1 = RTCC seconds clock is selected for the RTCC pin


0 = RTCC alarm pulse is selected for the RTCC pin

- bit 0 PMPTTL: PMP Module TTL Input Buffer Select bit
  - 1 = PMP module inputs (PMDx, PMCS1) use TTL input buffers


0 = PMP module inputs use Schmitt Trigger input buffers

**Note 1:** To enable the actual RTCC output, the RTCOE (RCFGCAL<10>)) bit must also be set.

#### FIGURE 17-2: LEGACY PARALLEL SLAVE PORT EXAMPLE




### FIGURE 17-3: ADDRESSABLE PARALLEL SLAVE PORT EXAMPLE



#### TABLE 17-1: SLAVE MODE ADDRESS RESOLUTION

PMA<1:0>	Output Register (Buffer)	Input Register (Buffer)
00	PMDOUT1<7:0> (0)	PMDIN1<7:0> (0)
01	PMDOUT1<15:8> (1)	PMDIN1<15:8> (1)
10	PMDOUT2<7:0> (2)	PMDIN2<7:0> (2)
11	PMDOUT2<15:8> (3)	PMDIN2<15:8> (3)


# FIGURE 17-4: MASTER MODE, DEMULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)




# FIGURE 17-5: MASTER MODE, PARTIALLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)

PIC24F	► PMA<13:8>	
	PMD<7:0> PMA<7:0>	
	PMCS1	
	PMCS2	Address Bus
	PMALL	Multiplexed Data and
		Address Bus
		Control Lines


# FIGURE 17-6: MASTER MODE, FULLY MULTIPLEXED ADDRESSING (SEPARATE READ AND WRITE STROBES, TWO CHIP SELECTS)









### FIGURE 17-8: EXAMPLE OF A PARTIALLY MULTIPLEXED ADDRESSING APPLICATION




#### FIGURE 17-9: EXAMPLE OF AN 8-BIT MULTIPLEXED ADDRESS AND DATA APPLICATION




#### FIGURE 17-10: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 8-BIT DATA)



#### FIGURE 17-11: PARALLEL EEPROM EXAMPLE (UP TO 15-BIT ADDRESS, 16-BIT DATA)



### FIGURE 17-12: LCD CONTROL EXAMPLE (BYTE MODE OPERATION)




NOTES:

# 18.0 REAL-TIME CLOCK AND CALENDAR (RTCC)

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Section 29. Real-Time Clock and Calendar (RTCC)"* (DS39696).





#### 18.1 RTCC Module Registers

The RTCC module registers are organized into three categories:

- RTCC Control Registers
- RTCC Value Registers
- · Alarm Value Registers

#### 18.1.1 REGISTER MAPPING

To limit the register interface, the RTCC Timer and Alarm Time registers are accessed through corresponding register pointers. The RTCC Value register window (RTCVALH and RTCVALL) uses the RTCPTR bits (RCFGCAL<9:8>) to select the desired Timer register pair (see Table 18-1).

By writing the RTCVALH byte, the RTCC Pointer value, RTCPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the MINUTES and SEC-ONDS value will be accessible through RTCVALH and RTCVALL until the pointer value is manually changed.

TABLE 18-1: RTCVAL REGISTER MAPPING

RTCPTR	RTCC Value Register Window				
<1:0>	RTCVAL<15:8>	RTCVAL<7:0>			
0.0	MINUTES	SECONDS			
01	WEEKDAY	HOURS			
10	MONTH	DAY			
11	—	YEAR			

The Alarm Value register window (ALRMVALH and ALRMVALL) uses the ALRMPTR bits (ALCFGRPT<9:8>) to select the desired Alarm register pair (see Table 18-2).

By writing the ALRMVALH byte, the Alarm Pointer value, ALRMPTR<1:0> bits, decrement by one until they reach '00'. Once they reach '00', the ALRMMIN and ALRMSEC value will be accessible through ALRMVALH and ALRMVALL until the pointer value is manually changed.

### EXAMPLE 18-1: SETTING THE RTCWREN BIT

```
asm volatile("disi #5");
asm volatile("mov #0x55, w7");
asm volatile("mov w7, _NVMKEY");
asm volatile("mov #0xAA, w8");
asm volatile("mov w8, _NVMKEY");
asm volatile("bset _RCFGCAL, #13");
```

#### TABLE 18-2: ALRMVAL REGISTER MAPPING

ALRMPTR	Alarm Value Register Window				
<1:0>	ALRMVAL<15:8>	ALRMVAL<7:0>			
00	ALRMMIN	ALRMSEC			
01	ALRMWD	ALRMHR			
10	ALRMMNTH	ALRMDAY			
11	—	—			

Considering that the 16-bit core does not distinguish between 8-bit and 16-bit read operations, the user must be aware that when reading either the ALRMVALH or ALRMVALL bytes will decrement the ALRMPTR<1:0> value. The same applies to the RTCVALH or RTCVALL bytes with the RTCPTR<1:0> being decremented.

Note:	This only applies to read operations and					
not write operations.						

# 18.1.2 WRITE LOCK

In order to perform a write to any of the RTCC Timer registers, the RTCWREN bit (RCFGCAL<13>) must be set (refer to Example 18-1).

Note: To avoid accidental writes to the timer, it is recommended that the RTCWREN bit (RCFGCAL<13>) is kept clear at any other time. For the RTCWREN bit to be set, there is only 1 instruction cycle time window allowed between the unlock sequence and the setting of RTCWREN; therefore, it is recommended that code follow the procedure in Example 18-1. For applications written in C, the unlock sequence should be implemented using in-line assembly.

//set the RTCWREN bit

#### 18.1.3 RTCC CONTROL REGISTERS

## REGISTER 18-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup>

R/W-0	U-0	R/W-0	R-0	R-0	R/W-0	R/W-0	R/W-0
RTCEN <sup>(2)</sup>		RTCWREN	RTCSYNC	HALFSEC <sup>(3)</sup>	RTCOE	RTCPTR1	RTCPTR0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| CAL7  | CAL6  | CAL5  | CAL4  | CAL3  | CAL2  | CAL1  | CAL0  |
| bit 7 |       |       |       |       |       |       | bit 0 |

# Legend: W = Writable bit U = Unimplemented bit, read as '0' -n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is unknown

bit 15	RTCEN: RTCC Enable bit <sup>(2)</sup>
	1 = RTCC module is enabled
	0 = RTCC module is disabled
bit 14	Unimplemented: Read as '0'
bit 13	RTCWREN: RTCC Value Registers Write Enable bit
	1 = RTCVALH and RTCVALL registers can be written to by the user
	0 = RTCVALH and RTCVALL registers are locked out from being written to by the user
bit 12	RTCSYNC: RTCC Value Registers Read Synchronization bit
	<ul> <li>1 = RTCVALH, RTCVALL and ALCFGRPT registers can change while reading due to a rollover ripple resulting in an invalid data read. If the register is read twice and results in the same data, the data can be assumed to be valid.</li> <li>0 = RTCVALH, RTCVALL or ALCFGRPT registers can be read without concern over a rollover ripple</li> </ul>
bit 11	HALFSEC: Half-Second Status bit <sup>(3)</sup>
	1 = Second half period of a second
	0 = First half period of a second
bit 10	RTCOE: RTCC Output Enable bit
	1 = RTCC output enabled
	0 = RTCC output disabled
bit 9-8	RTCPTR1:RTCPTR0: RTCC Value Register Window Pointer bits
	Points to the corresponding RTCC Value registers when reading RTCVALH and RTCVALL registers; the RTCPTR<1:0> value decrements on every read or write of RTCVALH until it reaches '00'.
	<u>RTCVAL&lt;15:8&gt;:</u>
	00 = MINUTES
	01 = WEEKDAY
	10 = MONTH 11 = Reserved
	RTCVAL<7:0>:
	00 = SECONDS
	01 = HOURS
	10 <b>= DAY</b>
	11 = YEAR
Note 1:	The RCFGCAL register is only affected by a POR.

- **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
- **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

# REGISTER 18-1: RCFGCAL: RTCC CALIBRATION AND CONFIGURATION REGISTER<sup>(1)</sup> (CONTINUED)

bit 7-0 CAL7:CAL0: RTC Drift Calibration bits

...

011111111 = Maximum positive adjustment; adds 508 RTC clock pulses every one minute

01111111 = Minimum positive adjustment; adds 4 RTC clock pulses every one minute

00000000 = No adjustment

111111111 = Minimum negative adjustment; subtracts 4 RTC clock pulses every one minute

10000000 = Maximum negative adjustment; subtracts 512 RTC clock pulses every one minute

- **Note 1:** The RCFGCAL register is only affected by a POR.
  - **2:** A write to the RTCEN bit is only allowed when RTCWREN = 1.
  - **3:** This bit is read-only. It is cleared to '0' on a write to the lower half of the MINSEC register.

#### REGISTER 18-2: PADCFG1: PAD CONFIGURATION CONTROL REGISTER

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0	
—	—	—		—	—	—		
bit 15							bit 8	
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0	
—	—	—	—	—	—	RTSECSEL <sup>(1)</sup>	PMPTTL	
bit 7							bit 0	
Legend:								
R = Readable	Readable bit W = Writable bit U = Uni				U = Unimplemented bit, read as '0'			
-n = Value at POR '1' = Bit is set			'0' = Bit is cleared x = Bit is unknown					

bit 15-2	Unimplemented: Read as '0'
bit 1	RTSECSEL: RTCC Seconds Clock Output Select bit <sup>(1)</sup>
	<ul> <li>1 = RTCC seconds clock is selected for the RTCC pin</li> <li>0 = RTCC alarm pulse is selected for the RTCC pin</li> </ul>
bit 0	PMPTTL: PMP Module TTL Input Buffer Select bit
	<ul> <li>1 = PMP module inputs (PMDx, PMCS1) use TTL input buffers</li> <li>0 = PMP module inputs use Schmitt Trigger input buffers</li> </ul>

Note 1: To enable the actual RTCC output, the RTCOE (RCFGCAL<10>)) bit must also be set.

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ALRMEN	CHIME	AMASK3	AMASK2	AMASK1	AMASK0	ALRMPTR1	ALRMPTR0
bit 15	•	·	·				bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ARPT7	ARPT6	ARPT5	ARPT4	ARPT3	ARPT2	ARPT1	ARPT0
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable	bit	U = Unimpler	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cle		x = Bit is unkr	iown
bit 15		,	ed automatica	lly after an ala	arm event whe	never ARPT<7	:0> = 00h and
bit 14	1 = Chime is	ne Enable bit enabled; ARP				to FFh	
bit 13-10		s disabled; ARP <b>//ASK0:</b> Alarm I			ach 00h		
bit 9-8	0001 = Eve 0010 = Eve 0101 = Eve 0100 = Eve 0101 = Eve 0110 = Onc 0111 = Onc 1000 = Onc 1001 = Res 11xx = Res	ry 10 seconds ry minute ry 10 minutes ry hour e a day e a week	use		-	every 4 years)	
	Points to the	corresponding / R<1:0> value de <u>5:8&gt;:</u> /IIN VD /NTH emented : <u>0&gt;:</u> ;EC IR 0AY	Alarm Value reg	, jisters when re	ading ALRMVA		
bit 7-0	ARPT7:ARP	T0: Alarm Repe Alarm will rep					
		Alarm will not decrements on		nt. The counte	er is prevented	from rolling ov	er from 00h to

### REGISTER 18-3: ALCFGRPT: ALARM CONFIGURATION REGISTER

 $\ensuremath{\textcircled{}^{\odot}}$  2008 Microchip Technology Inc.

FFh unless CHIME = 1.

#### 18.1.4 RTCVAL REGISTER MAPPINGS

### REGISTER 18-4: YEAR: YEAR VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

| R/W-x  |
|--------|--------|--------|--------|--------|--------|--------|--------|
| YRTEN3 | YRTEN2 | YRTEN1 | YRTEN0 | YRONE3 | YRONE2 | YRONE1 | YRONE0 |
| bit 7  |        |        |        |        |        |        | bit 0  |

### Legend:

Logena.			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-8 Unimplemented: Read as '0'

bit 7-4 **YRTEN3:YRTEN0:** Binary Coded Decimal Value of Year's Tens Digit; Contains a value from 0 to 9

bit 3-0 **YRONE3: YRONE0:** Binary Coded Decimal Value of Year's Ones Digit; Contains a value from 0 to 9

**Note 1:** A write to the YEAR register is only allowed when RTCWREN = 1.

#### REGISTER 18-5: MTHDY: MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	R-x	R-x	R-x	R-x	R-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8

U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit, rea	d as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of 0 or 1

- bit 11-8 MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9 bit 7-6 Unimplemented: Read as '0'
- bit 5-4 DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3
- bit 3-0 DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

# REGISTER 18-6: WKDYHR: WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

11.0	11.0	11.0	11.0	11.0		D///	
U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
	—		—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x

0-0	0-0	N/ VV-X	N/ VV-X	N/ VV-X	N/ V V-X	N/ V V-X	TV/VV-X
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	t, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11	Unimplemented: Read as '0'
bit 10-8	WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6
bit 7-6	Unimplemented: Read as '0'
bit 5-4	HRTEN1:HRTEN0: Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2
bit 3-0	HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### REGISTER 18-7: MINSEC: MINUTES AND SECONDS VALUE REGISTER

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8

U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15 Unimplemented: Read as '0'

bit 14-12	MINTEN2: MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

 $\ensuremath{\textcircled{}^{\odot}}$  2008 Microchip Technology Inc.

#### 18.1.5 ALRMVAL REGISTER MAPPINGS

### REGISTER 18-8: ALMTHDY: ALARM MONTH AND DAY VALUE REGISTER<sup>(1)</sup>

r							
U-0	U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	—	MTHTEN0	MTHONE3	MTHONE2	MTHONE1	MTHONE0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	DAYTEN1	DAYTEN0	DAYONE3	DAYONE2	DAYONE1	DAYONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-13 Unimplemented: Read as '0'

bit 12 MTHTEN0: Binary Coded Decimal Value of Month's Tens Digit; Contains a value of 0 or 1

bit 11-8 MTHONE3:MTHONE0: Binary Coded Decimal Value of Month's Ones Digit; Contains a value from 0 to 9 bit 7-6 Unimplemented: Read as '0'

bit 5-4 DAYTEN1:DAYTEN0: Binary Coded Decimal Value of Day's Tens Digit; Contains a value from 0 to 3

bit 3-0 DAYONE3: DAYONE0: Binary Coded Decimal Value of Day's Ones Digit; Contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

#### REGISTER 18-9: ALWDHR: ALARM WEEKDAY AND HOURS VALUE REGISTER<sup>(1)</sup>

U-0	U-0	U-0	U-0	U-0	R/W-x	R/W-x	R/W-x
—	—	—	—	—	WDAY2	WDAY1	WDAY0
bit 15							bit 8
U-0	U-0	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x	R/W-x
—	—	HRTEN1	HRTEN0	HRONE3	HRONE2	HRONE1	HRONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-11 Unimplemented: Read as '0'

bit 10-8 WDAY2:WDAY0: Binary Coded Decimal Value of Weekday Digit; Contains a value from 0 to 6

bit 7-6 Unimplemented: Read as '0'

bit 5-4 **HRTEN1:HRTEN0:** Binary Coded Decimal Value of Hour's Tens Digit; Contains a value from 0 to 2

bit 3-0 HRONE3:HRONE0: Binary Coded Decimal Value of Hour's Ones Digit; Contains a value from 0 to 9

**Note 1:** A write to this register is only allowed when RTCWREN = 1.

<b>REGISTER 18-10:</b>	ALMINSEC: ALARM MINUTES AND SECONDS VALUE REGISTER	

U-0	R/W-x						
—	MINTEN2	MINTEN1	MINTEN0	MINONE3	MINONE2	MINONE1	MINONE0
bit 15							bit 8
U-0	R/W-x						
—	SECTEN2	SECTEN1	SECTEN0	SECONE3	SECONE2	SECONE1	SECONE0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15	Unimplemented: Read as '0'
bit 14-12	MINTEN2: MINTEN0: Binary Coded Decimal Value of Minute's Tens Digit; Contains a value from 0 to 5
bit 11-8	MINONE3: MINONE0: Binary Coded Decimal Value of Minute's Ones Digit; Contains a value from 0 to 9
bit 7	Unimplemented: Read as '0'
bit 6-4	SECTEN2:SECTEN0: Binary Coded Decimal Value of Second's Tens Digit; Contains a value from 0 to 5
bit 3-0	SECONE3:SECONE0: Binary Coded Decimal Value of Second's Ones Digit; Contains a value from 0 to 9

# 18.2 Calibration

The real-time crystal input can be calibrated using the periodic auto-adjust feature. When properly calibrated, the RTCC can provide an error of less than 3 seconds per month. This is accomplished by finding the number of error clock pulses for one minute and storing the value into the lower half of the RCFGCAL register. The 8-bit signed value loaded into the lower half of RCFGCAL is multiplied by four and will be either added or subtracted from the RTCC timer, once every minute. Refer to the steps below for RTCC calibration:

- 1. Using another timer resource on the device, the user must find the error of the 32.768 kHz crystal.
- 2. Once the error is known, it must be converted to the number of error clock pulses per minute and loaded into the RCFGCAL register.

### EQUATION 18-1: RTCC CALIBRATION

Error (Clocks per Minute) = (Ideal Frequency† – Measured Frequency) \* 60 = Clocks per Minute † Ideal frequency = 32,768 Hz 3. a) If the oscillator is faster then ideal (negative result form step 2), the RCFGCAL register value needs to be negative. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

b) If the oscillator is slower then ideal (positive result from step 2) the RCFGCAL register value needs to be positive. This causes the specified number of clock pulses to be subtracted from the timer counter once every minute.

 Divide the number of error clocks per minute by 4 to get the correct CAL value and load the RCFGCAL register with the correct value.

(Each 1-bit increment in CAL adds or subtracts 4 pulses).

Writes to the lower half of the RCFGCAL register should only occur when the timer is turned off, or immediately after the rising edge of the seconds pulse.

**Note:** It is up to the user to include in the error value the initial error of the crystal, drift due to temperature and drift due to crystal aging.

### 18.3 Alarm

- · Configurable from half second to one year
- Enabled using the ALRMEN bit (ALCFGRPT<15>, Register 18-3)
- One-time alarm and repeat alarm options available

#### 18.3.1 CONFIGURING THE ALARM

The alarm feature is enabled using the ALRMEN bit. This bit is cleared when an alarm is issued. Writes to ALRMVAL should only take place when ALRMEN = 0.

As shown in Figure 18-2, the interval selection of the alarm is configured through the AMASK bits (ALCFGRPT<13:10>). These bits determine which and how many digits of the alarm must match the clock value for the alarm to occur.

The alarm can also be configured to repeat based on a preconfigured interval. The amount of times this occurs once the alarm is enabled is stored in the ARPT bits, ARPT7:ARPT0 (ALCFGRPT<7:0>). When the value of the ARPT bits equals 00h and the CHIME bit (ALCFGRPT<14>) is cleared, the repeat function is disabled and only a single alarm will occur. The alarm can be repeated up to 255 times by loading ARPT7:ARPT0 with FFh.

After each alarm is issued, the value of the ARPT bits is decremented by one. Once the value has reached 00h, the alarm will be issued one last time, after which the ALRMEN bit will be cleared automatically and the alarm will turn off.

Indefinite repetition of the alarm can occur if the CHIME bit = 1. Instead of the alarm being disabled when the value of the ARPT bits reaches 00h, it rolls over to FFh and continues counting indefinitely while CHIME is set.

#### 18.3.2 ALARM INTERRUPT

At every alarm event, an interrupt is generated. In addition, an alarm pulse output is provided that operates at half the frequency of the alarm. This output is completely synchronous to the RTCC clock and can be used as a trigger clock to other peripherals.

Note:	Changing any of the registers, other then the RCFGCAL and ALCFGRPT registers and the CHIME bit while the alarm is enabled (ALRMEN = 1), can result in a false alarm event leading to a false alarm interrupt. To avoid a false alarm event, the timer and alarm values should only be changed while the alarm is disabled (ALRMEN = 0). It is recommended that the ALCFGRPT register and CHIME bit be
	changed when RTCSYNC = 0.

#### FIGURE 18-2: ALARM MASK SETTINGS

Alarm Mask Setting (AMASK3:AMASK0)	Day of the Week	Month Day	Hours	Minutes S	econds
0000 – Every half second				:	
0010 - Every 10 seconds				: 🗌 🗌 : 🛛	S
0011 – Every minute				:	s s
0100 – Every 10 minutes				: m :	s s
0101 - Every hour				: m m :	ss
0110 <b>– Every day</b>			hh	: m m : :	ss
0111 – Every week	d		hh	: m m :	ss
1000 – Every month			hh	: m m :	ss
1001 <b>– Every year<sup>(1)</sup></b>		m m / d d	hh	: m m :	ss
Note 1: Annually, except when co	nfigured fo	or February 29.			

# 19.0 PROGRAMMABLE CYCLIC REDUNDANCY CHECK (CRC) GENERATOR

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Section 30. Programmable Cyclic Redundancy Check (CRC)"* (DS39714).

The programmable CRC generator offers the following features:

- User-programmable polynomial CRC equation
- Interrupt output
- Data FIFO

The module implements a software configurable CRC generator. The terms of the polynomial and its length can be programmed using the X15:X1 bits (CRCXOR<15:1>) and the PLEN3:PLEN0 bits (CRCCON<3:0>), respectively.

Consider the CRC equation:


#### $x^{16} + x^{12} + x^5 + 1$

To program this polynomial into the CRC generator, the CRC register bits should be set as shown in Table 19-1.

Bit Name	Bit Value
PLEN3:PLEN0	1111
X15:X1	00010000010000

Note that for the value of X<15:1>, the 12th bit and the 5th bit are set to '1', as required by the equation. The 0 bit required by the equation is always XORed. For a 16-bit polynomial, the 16th bit is also always assumed to be XORed; therefore, the X<15:1> bits do not have the 0 bit or the 16th bit.


The topology of a standard CRC generator is shown in Figure 19-2.



### FIGURE 19-1: CRC SHIFTER DETAILS

 $\ensuremath{\textcircled{}^{\odot}}$  2008 Microchip Technology Inc.

#### FIGURE 19-2: CRC GENERATOR RECONFIGURED FOR $x^{16} + x^{12} + x^5 + 1$



### 19.1 User Interface

#### 19.1.1 DATA INTERFACE

To start serial shifting, a '1' must be written to the CRCGO bit.

The module incorporates a FIFO that is 8 deep when PLEN (CRCCON<3:0>) > 7, and 16 deep, otherwise. The data for which the CRC is to be calculated must first be written into the FIFO. The smallest data element that can be written into the FIFO is one byte. For example, if PLEN = 5, then the size of the data is PLEN + 1 = 6. The data must be written as follows:

data[5:0] = crc\_input[5:0]

#### data[7:6] = 'bxx

Once data is written into the CRCWDAT MSb (as defined by PLEN), the value of VWORD (CRCCON<12:8>) increments by one. The serial shifter starts shifting data into the CRC engine when CRCGO = 1 and VWORD > 0. When the MSb is shifted out, VWORD decrements by one. The serial shifter continues shifting until the VWORD reaches 0. Therefore, for a given value of PLEN, it will take (PLEN + 1) \* VWORD number of clock cycles to complete the CRC calculations.

When VWORD reaches 8 (or 16), the CRCFUL bit will be set. When VWORD reaches 0, the CRCMPT bit will be set.

To continually feed data into the CRC engine, the recommended mode of operation is to initially "prime" the FIFO with a sufficient number of words so no interrupt is generated before the next word can be written. Once that is done, start the CRC by setting the CRCGO bit to '1'. From that point onward, the VWORD bits should be polled. If they read less than 8 or 16, another word can be written into the FIFO. To empty words already written into a FIFO, the CRCGO bit must be set to '1' and the CRC shifter allowed to run until the CRCMPT bit is set.

Also, to get the correct CRC reading, it will be necessary to wait for the CRCMPT bit to go high before reading the CRCWDAT register.

If a word is written when the CRCFUL bit is set, the VWORD Pointer will roll over to 0. The hardware will then behave as if the FIFO is empty. However, the condition to generate an interrupt will not be met; therefore, no interrupt will be generated (See Section 19.1.2 "Interrupt Operation").

At least one instruction cycle must pass after a write to CRCWDAT before a read of the VWORD bits is done.

#### 19.1.2 INTERRUPT OPERATION

When the VWORD4:VWORD0 bits make a transition from a value of '1' to '0', an interrupt will be generated.

### 19.2 Operation in Power Save Modes

#### 19.2.1 SLEEP MODE

If Sleep mode is entered while the module is operating, the module will be suspended in its current state until clock execution resumes.

#### 19.2.2 IDLE MODE

To continue full module operation in Idle mode, the CSIDL bit must be cleared prior to entry into the mode.

If CSIDL = 1, the module will behave the same way as it does in Sleep mode; pending interrupt events will be passed on, even though the module clocks are not available.

# 19.3 Registers

There are four registers used to control programmable CRC operation:

- CRCCON
- CRCXOR
- CRCDAT
- CRCWDAT

REGISTER 19-1:	<b>CRCCON: CRC</b>	CONTROL REGISTER

U-0	U-0	R/W-0	R-0	R-0	R-0	R-0	R-0
—	—	CSIDL	VWORD4	VWORD3	VWORD2	VWORD1	VWORD0
bit 15							bit 8

R-0	R-1	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CRCFUL	CRCMPT	—	CRCGO	PLEN3	PLEN2	PLEN1	PLEN0
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit,	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-14	Unimplemented: Read as '0'
bit 13	CSIDL: CRC Stop in Idle Mode bit
	<ul> <li>1 = Discontinue module operation when device enters Idle mode</li> <li>0 = Continue module operation in Idle mode</li> </ul>
bit 12-8	VWORD4:VWORD0: Pointer Value bits
	Indicates the number of valid words in the FIFO. Has a maximum value of 8 when PLEN3:PLEN0 > 7, or 16 when PLEN3:PLEN0 $\leq$ 7.
bit 7	CRCFUL: FIFO Full bit
	1 = FIFO is full
	0 = FIFO is not full
bit 6	CRCMPT: FIFO Empty Bit
	1 = FIFO is empty
	0 = FIFO is not empty
bit 5	Unimplemented: Read as '0'
bit 4	CRCGO: Start CRC bit
	1 = Start CRC serial shifter
	0 = CRC serial shifter turned off
bit 3-0	PLEN3:PLEN0: Polynomial Length bits
	Denotes the length of the polynomial to be generated minus 1.

Legend:							
bit 7							bit 0
X7	X6	X5	X4	X3	X2	X1	—
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	U-0
bit 15							bit 8
X15	X14	X13	X12	X11	X10	X9	X8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

#### **REGISTER 19-2: CRCXOR: CRC XOR POLYNOMIAL REGISTER**

Legend.								
R = Readable bit W = Writable bit		U = Unimplemented bit, read as '0'						
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown					

bit 15-1 X15:X1: XOR of Polynomial Term X<sup>n</sup> Enable bits

bit 0 Unimplemented: Read as '0'

# 20.0 10-BIT HIGH-SPEED A/D CONVERTER

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the *"PIC24F Family Reference Manual"*, *"Section 17. 10-Bit A/D Converter"* (DS39705).

The 10-bit A/D Converter has the following key features:


- · Successive Approximation (SAR) conversion
- Conversion speeds of up to 500 ksps
- 16 analog input pins
- External voltage reference input pins
- Internal band gap reference inputs
- Automatic Channel Scan mode
- Selectable conversion trigger source
- 16-word conversion result buffer
- Selectable Buffer Fill modes
- · Four result alignment options
- Operation during CPU Sleep and Idle modes

On all PIC24FJ256GA110 family devices, the 10-bit A/D Converter has 16 analog input pins, designated AN0 through AN15. In addition, there are two analog input pins for external voltage reference connections (VREF+ and VREF-). These voltage reference inputs may be shared with other analog input pins.

A block diagram of the A/D Converter is shown in Figure 20-1.

To perform an A/D conversion:

- 1. Configure the A/D module:
  - Configure port pins as analog inputs and/or select band gap reference input (AD1PCFGL<15:0> and AD1PCFGH<1:0>).
  - b) Select voltage reference source to match expected range on analog inputs (AD1CON2<15:13>).
  - c) Select the analog conversion clock to match desired data rate with processor clock (AD1CON3<7:0>).
  - d) Select the appropriate sample/conversion sequence (AD1CON1<7:5> and AD1CON3<12:8>).
  - e) Select how conversion results are presented in the buffer (AD1CON1<9:8>).
  - f) Select interrupt rate (AD1CON2<5:2>).
  - g) Turn on A/D module (AD1CON1<15>).
- 2. Configure A/D interrupt (if required):
  - a) Clear the AD1IF bit.
  - b) Select A/D interrupt priority.



#### FIGURE 20-1: 10-BIT HIGH-SPEED A/D CONVERTER BLOCK DIAGRAM

R/W-0	U-0	R/W-0	U-0	U-0	U-0	R/W-0	R/W-0			
ADON <sup>(1)</sup>		ADSIDL				FORM1	FORM0			
bit 15							bit 8			
R/W-0	R/W-0	R/W-0	U-0	U-0	R/W-0	R/W-0, HCS	R/W-0, HCS			
SSRC2	SSRC1	SSRC0	—		ASAM	SAMP	DONE			
bit 7							bit 0			
Legend:		HCS = Hardw	are Clearable/	Settable bit						
R = Readable	e bit	W = Writable	bit	U = Unimplem	nented bit, read	d as '0'				
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	iown			
bit 15	ADON: A/D C	Operating Mode	bit <sup>(1)</sup>							
		verter module is	soperating							
	0 = A/D Conv									
bit 14	-	ted: Read as '								
bit 13		o in Idle Mode I								
		module operat		evice enters Idle le	e mode					
bit 12-10		ted: Read as '								
bit 9-8	-	M0: Data Outp								
				0000)	000)					
	11 = Signed fractional (sddd ddd0 0000) 10 = Fractional (dddd ddd0 0000)									
		nteger (ssss		ddd)						
		0000 00dd d								
bit 7-5		<b>C0:</b> Conversion				.0				
	111 = Interna 110 = Reserv		sampling and s	starts conversio	on (auto-conve	rt)				
	110 = Reserved									
	100 = CTMU event ends sampling and starts conversion									
	011 = Timer5 compare ends sampling and starts conversion									
	010 = Timer3 compare ends sampling and starts conversion 001 = Active transition on INT0 pin ends sampling and starts conversion									
				nd starts conver						
bit 4-3		ted: Read as '								
bit 2	ASAM: A/D S	ample Auto-Sta	art bit							
		) begins immed ) begins when \$			mpletes. SAMI	Dit is auto-set				
bit 1	SAMP: A/D S	ample Enable	bit							
		le/hold amplifie		nput						
bit 0	-	onversion Stat	-							
	1 = A/D conve	ersion is done								
	0 = A/D conve	ersion is NOT c	lone							
Note 1: Va	lues of ADC1B	UEx registers v	vill not retain th	eir values once	the ADON bit	is cleared Rea	ad out the			

#### REGISTER 20-1: AD1CON1: A/D CONTROL REGISTER 1

**Note 1:** Values of ADC1BUFx registers will not retain their values once the ADON bit is cleared. Read out the conversion values from the buffer before disabling the module.

### REGISTER 20-2: AD1CON2: A/D CONTROL REGISTER 2

R/W-0	R/W-0	R/W-0	r-0	U-0	R/W-0	U-0	U-0
VCFG2	VCFG1	VCFG0	r	—	CSCNA	—	—
bit 15							bit 8

R-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
BUFS	—	SMPI3	SMPI2	SMPI1	SMPI0	BUFM	ALTS
bit 7							bit 0

Legend:	U = Unimplemented bit, rea	J = Unimplemented bit, read as '0'				
R = Readable bit	W = Writable bit	r = Reserved bit'				
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown			

bit 15-13

VCFG2:VCFG0: Voltage Reference Configuration bits

VCFG2:VCFG0	VR+	VR-
000	AVDD	AVss
001	External VREF+ pin	AVss
010	AVDD	External VREF- pin
011	External VREF+ pin	External VREF- pin
lxx	AVdd	AVss

- bit 12 Reserved: Maintain as '0'
- bit 11 Unimplemented: Read as '0'

bit 10	CSCNA: Scan Input Selections for CH0+ S/H Input for MUX A Input Multiplexer Setting bit 1 = Scan inputs 0 = Do not scan inputs Unimplemented: Read as '0'
	1 = Scan inputs
	0 = Do not scan inputs
bit 9-8	Unimplemented: Read as '0'

bit 7 **DIFC:** Duffer Fill Statue bit (valid only when DIFM = 1)

Dit 7	BOFS: Buffer F	-III Sta	tus dit (	valid	only when	BOF	-M = 1)	

- 1 = A/D is currently filling buffer 08-0F, user should access data in 00-07
   0 = A/D is currently filling buffer 00-07, user should access data in 08-0F
- bit 6 **Unimplemented:** Read as '0'
- bit 5-2 SMPI3:SMPI0: Sample/Convert Sequences Per Interrupt Selection bits
  - 1111 = Interrupts at the completion of conversion for each 16th sample/convert sequence
    - 1110  $\,$  = Interrupts at the completion of conversion for each 15th sample/convert sequence
  - 0001 = Interrupts at the completion of conversion for each 2nd sample/convert sequence
     0000 = Interrupts at the completion of conversion for each sample/convert sequence
- bit 1 BUFM: Buffer Mode Select bit
  - 1 = Buffer configured as two 8-word buffers (ADC1BUFn<15:8> and ADC1BUFn<7:0>)
    - 0 = Buffer configured as one 16-word buffer (ADC1BUFn<15:0>)
- bit 0 ALTS: Alternate Input Sample Mode Select bit
  - 1 = Uses MUX A input multiplexer settings for first sample, then alternates between MUX B and MUX A input multiplexer settings for all subsequent samples
  - 0 = Always uses MUX A input multiplexer settings

### REGISTER 20-3: AD1CON3: A/D CONTROL REGISTER 3

R/W-0	r-0	r-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ADRC	r	r	SAMC4	SAMC3	SAMC2	SAMC1	SAMC0
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| ADCS7 | ADCS6 | ADCS5 | ADCS4 | ADCS3 | ADCS2 | ADCS1 | ADCS0 |
| bit 7 |       |       |       |       |       |       | bit 0 |

Legend:	r = Reserved bit		
R = Readable bit	W = Writable bit	U = Unimplemented bit,	read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

ADRC: A/D Conversion Clock Source bit
1 = A/D internal RC clock
0 = Clock derived from system clock
Reserved: Maintain as '0'
SAMC4:SAMC0: Auto-Sample Time bits
11111 <b>= 31 T</b> AD
••••
00001 <b>= 1 TAD</b>
00000 = 0 TAD (not recommended)
ADCS7: ADCS0: A/D Conversion Clock Select bits
11111111 <b>= 256 • T</b> CY
••••
00000001 <b>= 2 • T</b> CY
00000000 = TCY

REGISTER	20-4: AD1C	HSU: A/D INI	JUI SELECI	REGISTER							
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NB			CH0SB4 <sup>(1)</sup>	CH0SB3 <sup>(1)</sup>	CH0SB2 <sup>(1)</sup>	CH0SB1 <sup>(1)</sup>	CH0SB0 <sup>(1)</sup>				
bit 15							bit 8				
R/W-0	U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CH0NA	—	—	CH0SA4	CH0SA3	CH0SA2	CH0SA1	CH0SA0				
bit 7							bit (				
Legend:											
R = Readabl	e bit	W = Writable	bit	U = Unimplem	nented bit, read	l as '0'					
-n = Value at		'1' = Bit is set		'0' = Bit is clea		x = Bit is unkn	own				
hit 14-13	0 = Channel (	) negative input ) negative input <b>ted:</b> Read as '(	t is VR-								
bit 14-13	Unimplement	ted: Read as 'd	)'								
bit 12-8	CH0SB4:CH0SB0: Channel 0 Positive Input Select for MUX B Multiplexer Setting bits <sup>(1)</sup>										
	11111 = Channel 0 positive input is internal band gap reference (VBG)										
	11110 = Channel 0 positive input is VBG/2										
	01111 = Channel 0 positive input is AN15										
	01110 = Channel 0 positive input is AN14										
	01101 = Channel 0 positive input is AN13 01100 = Channel 0 positive input is AN12										
		nnel 0 positive									
	01010 = Channel 0 positive input is AN10 01001 = Channel 0 positive input is AN9										
	01000 = Channel 0 positive input is AN8										
	00111 <b>= Cha</b>	nnel 0 positive	input is AN7								
	00110 = Channel 0 positive input is AN6										
	00101 = Channel 0 positive input is AN5										
	00100 = Channel 0 positive input is AN4 00011 = Channel 0 positive input is AN3										
	00010 = Channel 0 positive input is AN2 00001 = Channel 0 positive input is AN1										
bit 7	00000 = Channel 0 positive input is AN0 CH0NA: Channel 0 Negative Input Select for MUX A Multiplexer Setting bit										
		) negative input	-								
		) negative input									
bit 6-5	Unimplement	ted: Read as '0	)'								
bit 4-0	CH0SA4:CH0SA0: Channel 0 Positive Input Select for MUX A Multiplexer Setting bits										
	Implemented combinations are identical to those for CHOSB4:CHOSB0 (above).										
	implemented										

### REGISTER 20-4: AD1CHS0: A/D INPUT SELECT REGISTER

**Note 1:** Combinations '10000' through '11101' are unimplemented; do not use.

### REGISTER 20-5: AD1PCFGL: A/D PORT CONFIGURATION REGISTER (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
PCFG15	PCFG14	PCFG13	PCFG12	PCFG11	PCFG10	PCFG9	PCFG8
bit 15							bit 8

| R/W-0 |
|-------|-------|-------|-------|-------|-------|-------|-------|
| PCFG7 | PCFG6 | PCFG5 | PCFG4 | PCFG3 | PCFG2 | PCFG1 | PCFG0 |
| bit 7 |       |       | •     |       |       |       | bit 0 |

# Legend

Legend:				
R = Readable bit	W = Writable bit	U = Unimplemented bit, read	d as '0'	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown	

bit 15-0 PCFG15:PCFG0: Analog Input Pin Configuration Control bits

1 = Pin for corresponding analog channel is configured in Digital mode; I/O port read enabled

0 = Pin configured in Analog mode; I/O port read disabled, A/D samples pin voltage

### REGISTER 20-6: AD1PCFGH: A/D PORT CONFIGURATION REGISTER (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 15							bit 8

U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	_	—	PCFG17	PCFG16
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-2 Unimplemented: Read as '0'

- bit 1 PCFG17: A/D Input Band Gap Scan Enable bit
  - 1 = Internal band gap (VBG) channel enabled for input scan
  - 0 = Analog channel disabled from input scan

### bit 0 PCFG16: A/D Input Half Band Gap Scan Enable bit

- 1 = Internal VBG/2 channel enabled for input scan
- 0 = Analog channel disabled from input scan

### REGISTER 20-7: AD1CSSL: A/D INPUT SCAN SELECT REGISTER (LOW)

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CSSL15	CSSL14	CSSL13	CSSL12	CSSL11	CSSL10	CSSL9	CSSL8
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0

bit 7							bit 0
CSSL7	CSSL6	CSSL5	CSSL4	CSSL3	CSSL2	CSSL1	CSSL0
N/W-U							

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	, read as '0'
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 CSSL15:CSSL0: A/D Input Pin Scan Selection bits

1 = Corresponding analog channel selected for input scan

0 = Analog channel omitted from input scan

### REGISTER 20-8: AD1CSSH: A/D INPUT SCAN SELECT REGISTER (HIGH)

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
_	—	—		—			—
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	R/W-0	R/W-0
—	—	—	—	—	—	CSSL17	CSSL16
bit 7							bit 0
Legend:							
R = Readable bit W = Writable bit		bit	U = Unimplem	nented bit, read	as '0'		
-n = Value at POR '1' = Bit is set '0' = Bit is cleared x = Bit is u		x = Bit is unkr	iown				


bit 15-2	Unimplemented: Read as '0'
bit 1	CSSL17: A/D Input Band Gap Scan Selection bit
	<ul> <li>1 = Internal band gap (VBG) channel selected for input scan</li> <li>0 = Analog channel omitted from input scan</li> </ul>
bit 0	CSSL16: A/D Input Half Band Gap Scan Selection bit
	<ul> <li>1 = Internal VBG/2 channel selected for input scan</li> <li>0 = Analog channel omitted from input scan</li> </ul>

### EQUATION 20-1: A/D CONVERSION CLOCK PERIOD<sup>(1)</sup>


 $TAD = TCY \bullet (ADCS + 1)$ 

ADCS = 
$$\frac{\text{TAD}}{\text{TCY}} - 1$$

**Note 1:** Based on TCY = 2 \* TOSC; Doze mode and PLL are disabled.







NOTES:

# 21.0 TRIPLE COMPARATOR MODULE

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	associated "PIC24F Family Reference
	Manual" chapter.

The triple comparator module provides three dual-input comparators. The inputs to the comparator can be configured to use any one of four external analog inputs as well, as a voltage reference input from either the internal band gap reference divided by two (VBG/2) or the comparator voltage reference generator.


The comparator outputs may be directly connected to the CxOUT pins. When the respective COE equals '1', the I/O pad logic makes the unsynchronized output of the comparator available on the pin.

A simplified block diagram of the module in shown in Figure 21-1. Diagrams of the possible individual comparator configurations are shown in Figure 21-2.

Each comparator has its own control register, CMxCON (Register 21-1), for enabling and configuring its operation. The output and event status of all three comparators is provided in the CMSTAT register (Register 21-2).

#### EVPOL1:EVPOL0 CCH1:CCH0 CREF Trigger/Interrupt CEVT Logic CPOL COE VIN-C1 Vin+ CXINB > 10UT Input COUT CXINC \ Select Logic EVPOL1:EVPOL0 VBG/2 -Trigger/Interrupt CEVT Logic COE CPOL VIN-C2 VIN+ 20UT COUT EVPOL1:EVPOL0 CXINA 🛛 Trigger/Interrupt CEVT CVREF X Logic CPOL COE VIN-C3 VIN+ COUT

# FIGURE 21-1: TRIPLE COMPARATOR MODULE BLOCK DIAGRAM



# REGISTER 21-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3)

				•			
R/W-0	R/W-0	R/W-0	U-0	U-0	U-0	R/W-0	R-0
CON	COE	CPOL	_			CEVT	COUT
bit 15						·	bit 8
R/W-0	R/W-0	U-0	R/W-0	U-0	U-0	R/W-0	R/W-0
EVPOL1	EVPOL0	—	CREF	_	_	CCH1	CCH0
bit 7					•		bit 0
Legend:							
R = Readable	e bit	W = Writable I	bit	U = Unimplen	nented bit, rea	d as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	own
bit 15	CON: Compa	arator Enable bit					
	1 = Compara	ator is enabled					
	0 = Compara	ator is disabled					
bit 14	-	rator Output En					
		ator output is pre		xOUT pin.			
	-	ator output is int	-				
bit 13	•	parator Output P	•	bit			
		ator output is inv ator output is no					
bit 12-10	-	ited: Read as '0					
bit 9	-	arator Event bit					
DIL 9		ator event defi	ned by to E			ed: subsequent	triggers and
		ts are disabled i	•				anggers and
		ator event has i					
bit 8	COUT: Comp	parator Output b	it				
	When CPOL	= 0:					
	1 = VIN+ > V						
	0 = VIN+ < VI When CPOL						
	1 = VIN + < VI						
	0 = VIN + > V						
bit 7-6	EVPOL1:EVP	POL0: Trigger/E	vent/Interrupt	Polarity Select	bits		
		event/interrupt g				output (while C	EVT = 0)
		event/interrupt g		ransition of the	comparator or	utput:	
		<u>= 0 (non-invert</u>					
	-	low transition of	-				
		<u>. = 1 (inverted p</u> high transition o					
		Event/Interrupt	2	transition of cor	mparator outpu	ıt:	
	If CPOL	<u> = 0 (non-invert</u>	ed polarity):				
		high transition o	-				
		<u>= 1 (inverted p</u> low transition o					
	•	Event/Interrupt	•	disabled			
bit 5		ited: Read as '0	-				

### REGISTER 21-1: CMxCON: COMPARATOR x CONTROL REGISTERS (COMPARATORS 1 THROUGH 3) (CONTINUED)

- bit 4 CREF: Comparator Reference Select bits (non-inverting input)
  - 1 = Non-inverting input connects to internal CVREF voltage
    - 0 = Non-inverting input connects to CxINA pin
- bit 3-2 Unimplemented: Read as '0'
- bit 1-0 CCH1:CCH0: Comparator Channel Select bits
  - 11 = Inverting input of comparator connects to VBG/2
  - 10 = Inverting input of comparator connects to CxIND pin
  - 01 = Inverting input of comparator connects to CxINC pin
  - 00 = Inverting input of comparator connects to CxINB pin

#### REGISTER 21-2: CMSTAT: COMPARATOR MODULE STATUS REGISTER

R = Readable		W = Writable I '1' = Bit is set	JIC	U = Unimplemented bit, read as '0' '0' = Bit is cleared x = Bit is unknown			iown
Legend:	. L.:4	\// \//:itabla.	-:+		anted bit read		
bit 7							bit 0
	_	_		—	C3OUT	C2OUT	C1OUT
U-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0
Dit 10							510
bit 15							bit 8
CMIDL	—	—	—	—	C3EVT	C2EVT	C1EVT
R/W-0	U-0	U-0	U-0	U-0	R-0	R-0	R-0

bit 15	CMIDL: Comparator Stop in Idle Mode bit
	<ul> <li>1 = Discontinue operation of all comparators when device enters Idle mode</li> <li>0 = Continue operation of all enabled comparators in Idle mode</li> </ul>
bit 14-11	Unimplemented: Read as '0'
bit 10	C3EVT: Comparator 3 Event Status bit (read-only)
	Shows the current event status of Comparator 3 (CM3CON<9>).
bit 9	C2EVT: Comparator 2 Event Status bit (read-only)
	Shows the current event status of Comparator 2 (CM2CON<9>).
bit 8	C1EVT: Comparator 1 Event Status bit (read-only)
	Shows the current event status of Comparator 1 (CM1CON<9>).
bit 7-3	Unimplemented: Read as '0'
bit 2	C3OUT: Comparator 3 Output Status bit (read-only)
	Shows the current output of Comparator 3 (CM3CON<8>).
bit 1	C2OUT: Comparator 2 Output Status bit (read-only)
	Shows the current output of Comparator 2 (CM2CON<8>).
bit 0	C1OUT: Comparator 1 Output Status bit (read-only)
	Shows the current output of Comparator 1 (CM1CON<8>).

# 22.0 COMPARATOR VOLTAGE REFERENCE

Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the "PIC24F Family Reference Manual", "Section 20. Comparator Voltage Reference Module" (DS39709).


### 22.1 Configuring the Comparator Voltage Reference

The voltage reference module is controlled through the CVRCON register (Register 22-1). The comparator voltage reference provides two ranges of output

voltage, each with 16 distinct levels. The range to be used is selected by the CVRR bit (CVRCON<5>). The primary difference between the ranges is the size of the steps selected by the CVREF Selection bits (CVR3:CVR0), with one range offering finer resolution.

The comparator reference supply voltage can come from either VDD and VSS, or the external VREF+ and VREF-. The voltage source is selected by the CVRSS bit (CVRCON<4>).

The settling time of the comparator voltage reference must be considered when changing the CVREF output.



### FIGURE 22-1: COMPARATOR VOLTAGE REFERENCE BLOCK DIAGRAM

© 2008 Microchip Technology Inc.

U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0				
_	—	_	_	—	_	—	_				
bit 15							bit				
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0				
CVREN	CVROE CVRR CVRSS CVR3 CVR2 CVR1 CV										
bit 7							bit				
Legend:											
R = Readab		W = Writable		U = Unimplem							
-n = Value a	It POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkn	Iown				
			o.1								
bit 15-8	•	ted: Read as '									
bit 7		nparator Voltag		nable bit							
	<ul> <li>1 = CVREF circuit powered on</li> <li>0 = CVREF circuit powered down</li> </ul>										
bit 6		nparator VREF (		hit							
		oltage level is c	•								
		oltage level is c									
bit 5		parator VREF Ra		-							
	•		•	VRSRC with CVF	RSRC/24 step s	ize					
	0 = CVRSRC	range should b	e 0.25 to 0.719	OVRSRC with	CVRSRC/32 ste	p size					
bit 4	CVRSS: Com	nparator VREF S	Source Selectio	on bit							
				= VREF+ – VRE							
	0 = Compara	ator reference s	ource CVRSRC	= AVDD – AVSS	6						
bit 3-0	<b>CVR3:CVR0:</b> Comparator VREF Value Selection $0 \le CVR3:CVR0 \le 15$ bits										
	When CVRR CVREF = (CV	<u>= 1:</u> R<3:0>/ 24) • (	CVRSRC)								
	When CVRR		-								

### REGISTER 22-1: CVRCON: COMPARATOR VOLTAGE REFERENCE CONTROL REGISTER

# 23.0 CHARGE TIME MEASUREMENT UNIT (CTMU)

Note:	This data sheet summarizes the features
	of this group of PIC24F devices. It is not
	intended to be a comprehensive reference
	source. For more information, refer to the
	associated "PIC24F Family Reference
	Manual" chapter.

The Charge Time Measurement Unit is a flexible analog module that provides accurate differential time measurement between pulse sources, as well as asynchronous pulse generation. Its key features include:

- · Four edge input trigger sources
- Polarity control for each edge source
- · Control of edge sequence
- · Control of response to edges
- · Time measurement resolution of 1 nanosecond
- Accurate current source suitable for capacitive measurement

Together with other on-chip analog modules, the CTMU can be used to precisely measure time, measure capacitance, measure relative changes in capacitance, or generate output pulses that are independent of the system clock. The CTMU module is ideal for interfacing with capacitive-based sensors.

The CTMU is controlled through two registers, CTMUCON and CTMUICON. CTMUCON enables the module, and controls edge source selection, edge source polarity selection, and edge sequencing. The CTMUICON register has controls the selection and trim of the current source.

### 23.1 Measuring Capacitance


The CTMU module measures capacitance by generating an output pulse with a width equal to the time between edge events on two separate input channels. The pulse edge events to both input channels can be selected from four sources: two internal peripheral modules (OC1 and Timer1) and two external pins (CTEDG1 and CTEDG2). This pulse is used with the module's precision current source to calculate capacitance according to the relationship

$$I = C \bullet \frac{dV}{dT}$$

For capacitance measurements, the A/D converter samples an external capacitor (CAPP) on one of its input channels after the CTMU output's pulse. A precision resistor (RPR) provides current source calibration on a second A/D channel. After the pulse ends, the converter determines the voltage on the capacitor. The actual calculation of capacitance is performed in software by the application.

Figure 23-1 shows the external connections used for capacitance measurements, and how the CTMU and A/D modules are related in this application. This example also shows the edge events coming from Timer1, but other configurations using external edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the *"PIC24F Family Reference Manual"*.

# FIGURE 23-1: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR CAPACITANCE MEASUREMENT



## 23.2 Measuring Time


Time measurements on the pulse width can be similarly performed, using the A/D module's internal capacitor (CAD) and a precision resistor for current calibration. Figure 23-2 shows the external connections used for time measurements, and how the CTMU and A/D modules are related in this application. This example also shows both edge events coming from the external CTEDG pins, but other configurations using internal edge sources are possible. A detailed discussion on measuring capacitance and time with the CTMU module is provided in the "*PIC24F Family Reference Manual*".

## 23.3 Pulse Generation and Delay


The CTMU module can also generate an output pulse with edges that are not synchronous with the device's system clock. More specifically, it can generate a pulse with a programmable delay from an edge event input to the module. When the module is configured for pulse generation delay by setting the TGEN bit (CTMUCON<12>), the internal current source is connected to the B input of Comparator 2. A capacitor (CDELAY) is connected to the Comparator 2 pin C2INB, and the comparator voltage reference, CVREF, is connected to C2INA. CVREF is then configured for a specific trip point. The module begins to charge CDELAY when an edge event is detected. When CDELAY charges above the CVREF trip point, a pulse is output on CTPLS. The length of the pulse delay is determined by the value of CDELAY and the CVREF trip point.

Figure 23-3 shows the external connections for pulse generation, as well as the relationship of the different analog modules required. While CTEDG1 is shown as the input pulse source, other options are available. A detailed discussion on pulse generation with the CTMU module is provided in the *"PIC24F Family Reference Manual"*.

# FIGURE 23-2: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR TIME MEASUREMENT



# FIGURE 23-3: TYPICAL CONNECTIONS AND INTERNAL CONFIGURATION FOR PULSE DELAY GENERATION



R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
CTMUEN	—	CTMUSIDL	TGEN	EDGEN	EDGSEQEN	IDISSEN	CTTRIG
bit 15							bit 8
R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
EDG2POL	EDG2SEL1	EDG2SEL0	EDG1POL	EDG1SEL1	EDG1SEL0	EDG2STAT	EDG1STAT
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	bit	U = Unimplen	nented bit, read	as '0'	
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unkr	nown
bit 15		MUL Enable bit					
bit 15	1 = Module is	MU Enable bit					
	0 = Module is						
bit 14	Unimplemen	ted: Read as '	)'				
bit 13	CTMUSIDL: S	Stop in Idle Mod	de bit				
				evice enters Idl	e mode		
bit 12		module operat		le			
		edge delay gen					
		edge delay ger					
bit 10	EDGEN: Edg	e Enable bit					
	1 = Edges ar						
bit 10	0 = Edges ar	Edge Sequend	o Enable bit				
		- ·		2 event can oc	cur		
		sequence is ne					
bit 9	IDISSEN: Ana	alog Current So	ource Control b	pit			
		urrent source o					
bit 8	-	urrent source o	utput is not gro	bunded			
DILO	-	ger Control bit utput is enable	d				
		utput is disable					
bit 7	EDG2POL: E	dge 2 Polarity	Select bit				
		rogrammed for rogrammed for					
bit 6-5	EDG2SEL1:E	DG2SEL0: Ed	ge 2 Source S	elect bits			
	11 = CTED1						
	10 = CTED2 01 = OC1 mo						
	00 = Timer1 r						
bit 4		dge 1 Polarity	Select bit				
	1 = Edge 1 p	rogrammed for	a positive edg				
	0 = Edge 1 p	rogrammed for	a negative ed	ge response			

## REGISTER 23-1: CTMUCON: CTMU CONTROL REGISTER

© 2008 Microchip Technology Inc.

### REGISTER 23-1: CTMUCON: CTMU CONTROL REGISTER (CONTINUED)

 bit 3-2
 EDG1SEL1:EDG1SEL0: Edge 1 Source Select bits

 11 = CTED1 pin

 10 = CTED2 pin

 01 = OC1 module

 00 = Timer1 module

 bit 1
 EDG2STAT: Edge 2 Status bit

 1 = Edge 2 event has occurred

 0 = Edge 2 event has not occurred

 bit 0
 EDG1STAT: Edge 1 Status bit

 1 = Edge 1 event has occurred

 0 = Edge 1 event has not occurred

 0 = Edge 1 event has not occurred

#### REGISTER 23-2: CTMUICON: CTMU CURRENT CONTROL REGISTER

R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
ITRIM5	ITRIM4	ITRIM3	ITRIM2	ITRIM1	ITRIM0	IRNG1	IRNG0
bit 15							bit 8
U-0	U-0	U-0	U-0	U-0	U-0	U-0	U-0
—	—	—	—	—	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable I	oit	U = Unimplemented bit, read as '0'			
-n = Value at	POR	'1' = Bit is set		'0' = Bit is cleared x = Bit is unknown			

bit 15-10	ITRIM5:ITRIM0: Current Source Trim bits 011111 = Maximum positive change from nominal current 011110
	000001 = Minimum positive change from nominal current 000000 = Nominal current output specified by IRNG1:IRNG0 111111 = Minimum negative change from nominal current
	100010 100001 = Maximum negative change from nominal current
bit 9-8	IRNG1:IRNG0: Current Source Range Select bits
	11 = $100 \times Base current$ 10 = $10 \times Base current$ 01 = Base current level (0.55 µA nominal) 00 = Current source disabled
bit 7-0	Unimplemented: Read as '0'

# 24.0 SPECIAL FEATURES

- Note: This data sheet summarizes the features of this group of PIC24F devices. It is not intended to be a comprehensive reference source. For more information, refer to the following sections of the "PIC24F Family Reference Manual".
   Section 9. "Watchdog Timer (WDT)" (DS39697)
  - Section 32. "High-Level Device Integration" (DS39719)
  - Section 33. "Programming and Diagnostics" (DS39716)

PIC24FJ256GA110 family devices include several features intended to maximize application flexibility and reliability, and minimize cost through elimination of external components. These are:

- · Flexible Configuration
- Watchdog Timer (WDT)
- Code Protection
- · JTAG Boundary Scan Interface
- In-Circuit Serial Programming
- In-Circuit Emulation

## 24.1 Configuration Bits

The Configuration bits can be programmed (read as '0'), or left unprogrammed (read as '1'), to select various device configurations. These bits are mapped starting at program memory location F80000h. A detailed explanation of the various bit functions is provided in Register 24-1 through Register 24-5.

Note that address F80000h is beyond the user program memory space. In fact, it belongs to the configuration memory space (800000h-FFFFFFh) which can only be accessed using table reads and table writes.

### 24.1.1 CONSIDERATIONS FOR CONFIGURING PIC24FJ256GA110 FAMILY DEVICES

In PIC24FJ256GA110 family devices, the configuration bytes are implemented as volatile memory. This means that configuration data must be programmed each time the device is powered up. Configuration data is stored in the three words at the top of the on-chip program memory space, known as the Flash Configuration Words. Their specific locations are shown in Table 24-1. These are packed representations of the actual device Configuration bits, whose actual locations are distributed among several locations in configuration space. The configuration data is automatically loaded from the Flash Configuration Words to the proper Configuration registers during device Resets.

**Note:** Configuration data is reloaded on all types of device Resets.

When creating applications for these devices, users should always specifically allocate the location of the Flash Configuration Word for configuration data. This is to make certain that program code is not stored in this address when the code is compiled.

The upper byte of all Flash Configuration Words in program memory should always be '1111 1111'. This makes them appear to be NOP instructions in the remote event that their locations are ever executed by accident. Since Configuration bits are not implemented in the corresponding locations, writing '1's to these locations has no effect on device operation.

**Note:** Performing a page erase operation on the last page of program memory clears the Flash Configuration Words, enabling code protection as a result. Therefore, users should avoid performing page erase operations on the last page of program memory.

### TABLE 24-1: FLASH CONFIGURATION WORD LOCATIONS FOR PIC24FJ256GA110 FAMILY DEVICES

Device	Co	onfiguration Word Address	es
Device	1	2	
PIC24FJ128GA1	157FEh	157FC	157FA
PIC24FJ192GA1	20BFEh	20BFC	20BFA
PIC24FJ256GA1	2ABFEh	2ABFC	2ABFA

### REGISTER 24-1: CW1: FLASH CONFIGURATION WORD 1

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1
—	—	—	—	—	—	—	—
bit 23							bit 16

r-x	R/PO-1	R/PO-1	R/PO-1	R/PO-1	r-1	R/PO-1	R/PO-1
r	JTAGEN	GCP	GWRP	DEBUG	r	ICS1	ICS0
bit 15							bit 8

R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1
FWDTEN	WINDIS	—	FWPSA	WDTPS3	WDTPS2	WDTPS1	WDTPS0
bit 7							bit 0

Legend:	r = Reserved bit		
R = Readable bit	PO = Program Once bit	U = Unimplemented bit, read	<b>d as</b> '0'
-n = Value when device is unprogrammed		'1' = Bit is set	'0' = Bit is cleared

bit 23-16	Unimplemented: Read as '1'
bit 15	Reserved: The value is unknown; program as '0'
bit 14	JTAGEN: JTAG Port Enable bit <sup>(1)</sup>
	<ul><li>1 = JTAG port is enabled</li><li>0 = JTAG port is disabled</li></ul>
bit 13	GCP: General Segment Program Memory Code Protection bit
	<ul> <li>1 = Code protection is disabled</li> <li>0 = Code protection is enabled for the entire program memory space</li> </ul>
bit 12	GWRP: General Segment Code Flash Write Protection bit
	<ul><li>1 = Writes to program memory are allowed</li><li>0 = Writes to program memory are disabled</li></ul>
bit 11	<b>DEBUG</b> : Background Debugger Enable bit
	<ul><li>1 = Device resets into Operational mode</li><li>0 = Device resets into Debug mode</li></ul>
bit 10	Reserved: Always maintain as '1'
bit 9-8	ICS1:ICS0: Emulator Pin Placement Select bits
	<ul> <li>11 = Emulator functions are shared with PGEC1/PGED1</li> <li>10 = Emulator functions are shared with PGEC2/PGED2</li> <li>01 = Emulator functions are shared with PGEC3/PGED3</li> <li>00 = Reserved; do not use</li> </ul>
bit 7	FWDTEN: Watchdog Timer Enable bit
	<ul><li>1 = Watchdog Timer is enabled</li><li>0 = Watchdog Timer is disabled</li></ul>
bit 6	WINDIS: Windowed Watchdog Timer Disable bit
	<ul> <li>1 = Standard Watchdog Timer enabled</li> <li>0 = Windowed Watchdog Timer enabled; FWDTEN must be '1'</li> </ul>
bit 5	Unimplemented: Read as '1'
bit 4	<b>FWPSA:</b> WDT Prescaler Ratio Select bit 1 = Prescaler ratio of 1:128 0 = Prescaler ratio of 1:32
Noto 1:	The ITACEN bit can only be medified using In Circuit Serial Programming IM (ICSPI)

Note 1: The JTAGEN bit can only be modified using In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>). It cannot be modified while programming the device through the JTAG interface.

#### REGISTER 24-1: CW1: FLASH CONFIGURATION WORD 1 (CONTINUED)

bit 3-0 WDTPS3:WDTPS0: Watchdog Timer Postscaler Select bits

1111 = 1:32,768 1110 = 1:16,384 1101 **= 1:8,192** 1100 = 1:4,096 1011 **= 1:2,048** 1010 = 1:1,024 1001 **= 1:512** 1000 **= 1:256** 0111 = 1:128 0110 = 1:64 0101 = 1:32 0100 = 1:16 0011 = 1:8 0010 **= 1:4** 0001 = 1:2 0000 = 1:1

**Note 1:** The JTAGEN bit can only be modified using In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>). It cannot be modified while programming the device through the JTAG interface.

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1		
_	—	—		_	—	—	—		
bit 23							bit 16		
	U-1	U-1	U-1	r 0	R/PO-1	R/PO-1	R/PO-1		
R/PO-1 IESO	0-1	0-1	0-1	r-0 r	FNOSC2	FNOSC1	FNOSC0		
bit 15									
	bit								
R/PO-1	R/PO-1	R/PO-1	R/PO-1	U-1	R/PO-1	R/PO-1	R/PO-1		
FCKSM1	FCKSM0	OSCIOFCN	IOL1WAY	_	I2C2SEL <sup>(1)</sup>	POSCMD1	POSCMD0		
bit 7							bit 0		
Logondu				r = Reserved	hit				
Legend: R = Readable	a hit	DO - Drogram	a anaa hit						
	nen device is ur	PO = Progran	I-OTICE DIL	'1' = Bit is set	mented bit, read	'0' = Bit is clea	arad		
		ipiogrammed					aleu		
bit 23-16	Unimplemen	ted: Read as '	_ <sup>3</sup>						
bit 15	IESO: Interna	al External Swite	chover bit						
		de (Two-Speed							
		de (Two-Speed	.,	led					
bit 14-12	-	ted: Read as 'i							
bit 11		ways maintain		L 11 .					
bit 10-8		<b>DSC0:</b> Initial Os							
	110 = Reserv	C Oscillator wit	n Posiscaler (F	RCDIV)					
		ower RC Oscilla	ator (LPRC)						
	100 <b>= Second</b>	dary Oscillator (	(SOSC)						
		y Oscillator with		XTPLL, HSPL	L, ECPLL)				
		y Oscillator (XT C Oscillator wit							
		C Oscillator (FF							
bit 7-6	FCKSM1:FC	KSM0: Clock S	witching and Fa	ail-Safe Clock	Monitor Configu	uration bits			
		witching and Fa							
		witching is enab							
6.4 <i>C</i>		witching is enab			is enabled				
bit 5		OSCO Pin Con	•						
		<u>POSCMD0 = 1</u> KO/RC15 func		(Fosc/2)					
		<ul> <li>OSCO/CLKO/RC15 functions as CLKO (Fosc/2)</li> <li>OSCO/CLKO/RC15 functions as port I/O (RC15)</li> </ul>							
		POSCMD0 = 1							
		as no effect on							
bit 4		LOCK One-Wa	•						
	1 = The IOLOCK bit (OSCCON<6>)can be set once, provided the unlock sequence has been completed. Once set, the Peripheral Pin Select registers cannot be written to a second time.								
	•			•	d, provided the				
	complete								
bit 3	Unimplemen	ted: Read as 'a	,						
	I2C2SEL: I2C2 Pin Select bit <sup>(1)</sup>								
bit 2	12C2SEL: 120	2 Pin Select bi	t(1)						
bit 2	1 = Use SCL2	2 Pin Select bi 2/SDA2 pins for L2/ASDA2 pins	I2C2						

Note 1: Implemented in 100-pin devices only; otherwise unimplemented, read as '1'.

### REGISTER 24-2: CW2: FLASH CONFIGURATION WORD 2 (CONTINUED)

bit 1-0 **POSCMD1:POSCMD0:** Primary Oscillator Configuration bits

- 11 = Primary oscillator disabled
- 10 = HS Oscillator mode selected
- 01 = XT Oscillator mode selected
- 00 = EC Oscillator mode selected

Note 1: Implemented in 100-pin devices only; otherwise unimplemented, read as '1'.

#### REGISTER 24-3: CW3: FLASH CONFIGURATION WORD 3

U-1	U-1	U-1	U-1	U-1	U-1	U-1	U-1			
	<u> </u>									
bit 23	bit									
R/PO-1	R/PO-1	R/PO-1	U-1	U-1	U-1	U-1	R/PO-1			
WPEND	WPCFG WPDIS — — — —						WPFP8			
bit 15	k									
R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1	R/PO-1			
WPFP7	WPFP6	WPFP5	WPFP4	WPFP3	WPFP2	WPFP1	WPFP0			
bit 7							bit 0			
bit i							bit o			
Legend:										
R = Readabl	e bit	PO = Prograr	n-once bit	U = Unimplem	ented bit, read	<b>as</b> '0'				
-n = Value w	hen device is un	programmed		'1' = Bit is set		'0' = Bit is clea	ared			
bit 23-16	•	ted: Read as '								
bit 15	•		otection End Pa	•	_					
				ary is at the bo y WPFP8:WPFI		m memory (00	0000h); upper			
				ary is at the last		am memory: Ic	wer boundary			
			ed by WPFP8:		r page er pregr	an nonory, ie	Shor Soundary			
bit 14	WPCFG: Con	figuration Wor	d Code Page F	Protection Select	t bit					
				ory) and Flash C		ords are not p	rotected			
	1 0		0		0 = Last page and Flash Configuration Words are code-protected					
bit 13	WPDIS: Segment Write Protection Disable bit									
	-			bit						
	1 = Segment	ed code protec	tion disabled							
	1 = Segmente 0 = Segmente	ed code protec ed code prote	tion disabled	bit l; protected set	gment defined	by WPEND,	WPCFG and			
bit 12-9	1 = Segmente 0 = Segmente WPFPx (	ed code protec ed code prote Configuration b	ction disabled action enabled its		gment defined	by WPEND,	WPCFG and			
bit 12-9 bit 8-0	1 = Segment 0 = Segment WPFPx 0 Unimplement	ed code protected ed code protected Configuration b ted: Read as '	ction disabled ection enabled its 1'	l; protected se	-	by WPEND,	WPCFG and			
bit 12-9 bit 8-0	1 = Segment 0 = Segment WPFPx ( Unimplement WPFP8:WPF	ed code protec ed code prote Configuration b ted: Read as ' <b>P0:</b> Protected	ction disabled ection enabled its 1' Code Segmen	l; protected seg t Boundary Pag	e bits					
	<ol> <li>Segment</li> <li>Segment</li> <li>WPFPx C</li> <li>Unimplement</li> <li>WPFP8:WPF</li> <li>Designates th</li> </ol>	ed code protected ed code protected Configuration b ted: Read as ' P0: Protected e 16K word protected	ction disabled ection enabled its 1' Code Segmen	l; protected set t Boundary Pag age that is the bo	e bits					
	<ol> <li>Segment</li> <li>Segment</li> <li>WPFPx C</li> <li>Unimplement</li> <li>WPFP8:WPF</li> <li>Designates th</li> </ol>	ed code protected code protected code protected configuration b ted: Read as ' <b>P0:</b> Protected e 16K word pr Page 0 at the b	tion disabled ection enabled its 1' Code Segmen ogram code pa	l; protected set t Boundary Pag age that is the bo	e bits					
	1 = Segment 0 = Segment WPFPx O Unimplement WPFP8:WPF Designates th starting with P If WPEND = 1	ed code protected code protected code protected configuration b ted: Read as ' <b>P0:</b> Protected e 16K word protected	ation disabled ection enabled its 1' Code Segmen ogram code pa ottom of progra	l; protected set t Boundary Pag age that is the bo	e bits oundary of the	protected code				
	1 = Segment 0 = Segment WPFPx C Unimplement WPFP8:WPF Designates th starting with F If WPEND = 1 Last address of If WPEND = c	ed code protected code protected code protected configuration b ted: Read as ' P0: Protected e 16K word protected protected protected be control of the becomposite of the becomposite of the signated of the	tion disabled ection enabled its 1' Code Segment ogram code pa ottom of progra code page is th	l; protected set t Boundary Pag age that is the bo am memory. ne upper bounda	e bits oundary of the ary of the segm	protected code				
	1 = Segment 0 = Segment WPFPx C Unimplement WPFP8:WPF Designates th starting with F If WPEND = 1 Last address of If WPEND = c	ed code protected code protected code protected configuration b ted: Read as ' P0: Protected e 16K word protected protected protected be control of the becomposite of the becomposite of the signated of the	tion disabled ection enabled its 1' Code Segment ogram code pa ottom of progra code page is th	l; protected set t Boundary Pag age that is the be am memory.	e bits oundary of the ary of the segm	protected code				

### REGISTER 24-4: DEVID: DEVICE ID REGISTER

U	U	U	U	U	U	U	U
	—	—	—	—	—	—	—
bit 23			•				bit 16
U	U	R	R	R	R	R	R
—	—	FAMID7	FAMID6	FAMID5	FAMID4	FAMID3	FAMID2
bit 15							bit 8
R	R	R	R	R	R	R	R
FAMID1	FAMID0	DEV5	DEV4	DEV3	DEV2	DEV1	DEV0
bit 7							bit 0
Legend: R =	Read-only bit			U = Unimplem	nented bit		

- bit 23-14 Unimplemented: Read as '1'
- bit 13-6 FAMID7:FAMID0: Device Family Identifier bits 01000000 = PIC24FJ256GA110 family
- bit 5-0 **DEV5:DEV0:** Individual Device Identifier bits
  - 001000 = PIC24FJ128GA106 001010 = PIC24FJ128GA108 001110 = PIC24FJ128GA100 010000 = PIC24FJ192GA106 010010 = PIC24FJ192GA108 010110 = PIC24FJ192GA110 011000 = PIC24FJ256GA106
  - 011010 = PIC24FJ256GA108
  - 011110 = PIC24FJ256GA110

### REGISTER 24-5: DEVREV: DEVICE REVISION REGISTER

U	U	U	U	U	U	U	U
—	—	—	—	—	—	—	—
bit 23							bit 16
U	U	U	U	U	U	U	R
—	—	—	—	—	—	—	MAJRV2
bit 15							bit 8
R	R	U	U	U	R	R	R
MAJRV1	MAJRV0	—	—	—	DOT2	DOT1	DOT0
bit 7							bit 0

Legend: R = Read-only bit

U = Unimplemented bit

- bit 23-9 Unimplemented: Read as '0'
- bit 8-6 MAJRV2:MAJRV0: Major Revision Identifier bits
- bit 5-3 Unimplemented: Read as '0'
- bit 2-0 DOT2:DOT0: Minor Revision Identifier bits

# 24.2 On-Chip Voltage Regulator

All PIC24FJ256GA110 family devices power their core digital logic at a nominal 2.5V. This may create an issue for designs that are required to operate at a higher typical voltage, such as 3.3V. To simplify system design, all devices in the PIC24FJ256GA110 family incorporate an on-chip regulator that allows the device to run its core logic from VDD.

The regulator is controlled by the ENVREG pin. Tying VDD to the pin enables the regulator, which in turn, provides power to the core from the other VDD pins. When the regulator is enabled, a low ESR capacitor (such as ceramic) must be connected to the VDDCORE/VCAP pin (Figure 24-1). This helps to maintain the stability of the regulator. The recommended value for the filter capacitor (CEFC) is provided in **Section 27.1 "DC Characteristics"**.

If ENVREG is tied to VSS, the regulator is disabled. In this case, separate power for the core logic at a nominal 2.5V must be supplied to the device on the VDDCORE/VCAP pin to run the I/O pins at higher voltage levels, typically 3.3V. Alternatively, the VDDCORE/VCAP and VDD pins can be tied together to operate at a lower nominal voltage. Refer to Figure 24-1 for possible configurations.

### 24.2.1 VOLTAGE REGULATOR TRACKING MODE AND LOW-VOLTAGE DETECTION


When it is enabled, the on-chip regulator provides a constant voltage of 2.5V nominal to the digital core logic.

The regulator can provide this level from a VDD of about 2.5V, all the way up to the device's VDDMAX. It does not have the capability to boost VDD levels below 2.5V. In order to prevent "brown out" conditions when the voltage drops too low for the regulator, the regulator enters Tracking mode. In Tracking mode, the regulator output follows VDD, with a typical voltage drop of 100 mV.

When the device enters Tracking mode, it is no longer possible to operate at full speed. To provide information about when the device enters Tracking mode, the on-chip regulator includes a simple, Low-Voltage Detect circuit. When VDD drops below full-speed operating voltage, the circuit sets the Low-Voltage Detect Interrupt Flag, LVDIF (IFS4<8>). This can be used to generate an interrupt and put the application into a low-power operational mode, or trigger an orderly shutdown.

Low-Voltage Detection is only available when the regulator is enabled.

# FIGURE 24-1: CONNECTIONS FOR THE ON-CHIP REGULATOR



## 24.2.2 ON-CHIP REGULATOR AND POR

When the voltage regulator is enabled, it takes approximately 500  $\mu$ s for it to generate output. During this time, designated as TSTARTUP, code execution is disabled. TSTARTUP is applied every time the device resumes operation after any power-down, including Sleep mode.

If the regulator is disabled, a separate Power-up Timer (PWRT) is automatically enabled. The PWRT adds a fixed delay of 64 ms nominal delay at device start-up.

# 24.2.3 ON-CHIP REGULATOR AND BOR

When the on-chip regulator is enabled, PIC24FJ256GA110 family devices also have a simple brown-out capability. If the voltage supplied to the regulator is inadequate to maintain the tracking level, the regulator Reset circuitry will generate a Brown-out Reset. This event is captured by the BOR flag bit (RCON<1>). The brown-out voltage specifications are provided in the *"PIC24FJ Family Reference Manual"*, **Section 7. "Reset"** (DS39712).

### 24.2.4 POWER-UP REQUIREMENTS

The on-chip regulator is designed to meet the power-up requirements for the device. If the application does not use the regulator, then strict power-up conditions must be adhered to. While powering up, VDDCORE must never exceed VDD by 0.3 volts.

Note:	For more information, see Section 27.0
	"Electrical Characteristics".

#### 24.2.5 VOLTAGE REGULATOR STANDBY MODE

When enabled, the on-chip regulator always consumes a small incremental amount of current over IDD/IPD, including when the device is in Sleep mode, even though the core digital logic does not require power. To provide additional savings in applications where power resources are critical, the regulator automatically disables itself whenever the device goes into Sleep mode. This feature is controlled by the VREGS bit (RCON<8>). By default, this bit is cleared, which enables Standby mode. When waking up from Standby mode, the regulator will require around 190  $\mu$ s to wake-up. This extra time is needed to ensure that the regulator can source enough current to power the Flash memory.

For applications which require a faster wake-up time, it is possible to disable regulator Standby mode. The VREGS bit (RCON<8>) can be set to turn off Standby mode so that the Flash stays powered when in Sleep mode and the device can wake-up in 10  $\mu$ s. When VREGS is set, the power consumption while in Sleep mode, will be approximately 40  $\mu$ A higher than power consumption when the regulator is allowed to enter Standby mode.

# 24.3 Watchdog Timer (WDT)

For PIC24FJ256GA110 family devices, the WDT is driven by the LPRC oscillator. When the WDT is enabled, the clock source is also enabled.

The nominal WDT clock source from LPRC is 31 kHz. This feeds a prescaler that can be configured for either 5-bit (divide-by-32) or 7-bit (divide-by-128) operation. The prescaler is set by the FWPSA Configuration bit. With a 31 kHz input, the prescaler yields a nominal WDT time-out period (TWDT) of 1 ms in 5-bit mode, or 4 ms in 7-bit mode.

A variable postscaler divides down the WDT prescaler output and allows for a wide range of time-out periods. The postscaler is controlled by the WDTPS3:WDTPS0 Configuration bits (CW1<3:0>), which allow the selection of a total of 16 settings, from 1:1 to 1:32,768. Using the prescaler and postscaler, time-out periods ranging from 1 ms to 131 seconds can be achieved.

The WDT, prescaler and postscaler are reset:

- On any device Reset
- On the completion of a clock switch, whether invoked by software (i.e., setting the OSWEN bit after changing the NOSC bits), or by hardware (i.e., Fail-Safe Clock Monitor)
- When a PWRSAV instruction is executed (i.e., Sleep or Idle mode is entered)
- When the device exits Sleep or Idle mode to resume normal operation
- By a CLRWDT instruction during normal execution

If the WDT is enabled, it will continue to run during Sleep or Idle modes. When the WDT time-out occurs, the device will wake the device and code execution will continue from where the PWRSAV instruction was executed. The corresponding SLEEP or IDLE bits (RCON<3:2>) will need to be cleared in software after the device wakes up.

The WDT Flag bit, WDTO (RCON<4>), is not automatically cleared following a WDT time-out. To detect subsequent WDT events, the flag must be cleared in software.

Note: The CLRWDT and PWRSAV instructions clear the prescaler and postscaler counts when executed.

### 24.3.1 WINDOWED OPERATION


The Watchdog Timer has an optional fixed-window mode of operation. In this Windowed mode, CLRWDT instructions can only reset the WDT during the last 1/4 of the programmed WDT period. A CLRWDT instruction executed before that window causes a WDT Reset, similar to a WDT time-out.

Windowed WDT mode is enabled by programming the WINDIS Configuration bit (CW1<6>) to '0'.

### 24.3.2 CONTROL REGISTER

The WDT is enabled or disabled by the FWDTEN Configuration bit. When the FWDTEN Configuration bit is set, the WDT is always enabled.

The WDT can be optionally controlled in software when the FWDTEN Configuration bit has been programmed to '0'. The WDT is enabled in software by setting the SWDTEN control bit (RCON<5>). The SWDTEN control bit is cleared on any device Reset. The software WDT option allows the user to enable the WDT for critical code segments and disable the WDT during non-critical segments for maximum power savings.



# 24.4 Program Verification and Code Protection

PIC24FJ256GA110 family devices provide two complimentary methods to protect application code from overwrites and erasures. These also help to protect the device from inadvertent configuration changes during run time.

### 24.4.1 GENERAL SEGMENT PROTECTION

For all devices in the PIC24FJ256GA110 family, the on-chip program memory space is treated as a single block, known as the General Segment (GS). Code protection for this block is controlled by one Configuration bit, GCP. This bit inhibits external reads and writes to the program memory space. It has no direct effect in normal execution mode.

Write protection is controlled by the GWRP bit in the Configuration Word. When GWRP is programmed to '0', internal write and erase operations to program memory are blocked.

# 24.4.2 CODE SEGMENT PROTECTION

In addition to global General Segment protection, a separate subrange of the program memory space can be individually protected against writes and erases. This area can be used for many purposes where a separate block of write and erase protected code is needed, such as bootloader applications. Unlike common boot block implementations, the specially protected segment in PIC24FJ256GA110 family devices can be located by the user anywhere in the program space, and configured in a wide range of sizes.

Code segment protection provides an added level of protection to a designated area of program memory, by disabling the NVM safety interlock whenever a write or erase address falls within a specified range. They do not override General Segment protection controlled by the GCP or GWRP bits. For example, if GCP and GWRP are enabled, enabling segmented code protection for the bottom half of program memory does not undo General Segment protection for the top half.

© 2008 Microchip Technology Inc.

The size and type of protection for the segmented code range are configured by the WPFPx, WPEND, WPCFG and WPDIS bits in Configuration Word 3. Code segment protection is enabled by programming the WPDIS bit (= 0). The WPFP bits specify the size of the segment to be protected, by specifying the 512-word code page that is the start or end of the protected segment. The specified region is inclusive, therefore, this page will also be protected.

The WPEND bit determines if the protected segment uses the top or bottom of the program space as a boundary. Programming WPEND (= 0) sets the bottom of program memory (000000h) as the lower boundary of the protected segment. Leaving WPEND unprogrammed (= 1) protects the specified page through the last page of implemented program memory, including the Configuration Word locations.

A separate bit, WPCFG, is used to independently protect the last page of program space, including the Flash Configuration Words. Programming WPCFG (= 0) protects the last page regardless of the other bit settings. This may be useful in circumstances where write protection is needed for both a code segment in the bottom of memory, as well as the Flash Configuration Words.

The various options for segment code protection are shown in Table 24-2.

### 24.4.3 CONFIGURATION REGISTER PROTECTION

The Configuration registers are protected against inadvertent or unwanted changes or reads in two ways. The primary protection method is the same as that of the RP registers – shadow registers contain a complimentary value which is constantly compared with the actual value.

To safeguard against unpredictable events, Configuration bit changes resulting from individual cell level disruptions (such as ESD events) will cause a parity error and trigger a device Reset.

The data for the Configuration registers is derived from the Flash Configuration Words in program memory. When the GCP bit is set, the source data for device configuration is also protected as a consequence. Even if General Segment protection is not enabled, the device configuration can be protected by using the appropriate code segment protection setting.

Segmen	Segment Configuration Bits		Write/Erssa Brotastian of Code Segment			
WPDIS	WPEND	WPCFG	Write/Erase Protection of Code Segment			
1	Х	1	No additional protection enabled; all program memory protection configured by GCP and GWRP			
1	Х	0	Last code page protected, including Flash Configuration Words			
0	1	0	Addresses from first address of code page defined by WPFP8:WPFP0 through end of implemented program memory (inclusive) protected, including Flash Configuration Words			
0	0	0	Address 000000h through last address of code page defined by WPFP8:WPFP0 (inclusive) protected			
0	1	1	Addresses from first address of code page defined by WPFP8:WPFP0 through end of implemented program memory (inclusive) protected, including Flash Configuration Words			
0	0	1	Addresses from first address of code page defined by WPFP8:WPFP0 through end of implemented program memory (inclusive) protected			

### TABLE 24-2: SEGMENT CODE PROTECTION CONFIGURATION OPTIONS

# 24.5 JTAG Interface

PIC24FJ256GA110 family devices implement a JTAG interface, which supports boundary scan device testing as well as In-Circuit Serial Programming.

### 24.6 In-Circuit Serial Programming

PIC24FJ256GA110 family microcontrollers can be serially programmed while in the end application circuit. This is simply done with two lines for clock (PGECx) and data (PGEDx) and three other lines for power, ground and the programming voltage. This allows customers to manufacture boards with unprogrammed devices and then program the microcontroller just before shipping the product. This also allows the most recent firmware or a custom firmware to be programmed.

## 24.7 In-Circuit Debugger

When MPLAB<sup>®</sup> ICD 2 is selected as a debugger, the in-circuit debugging functionality is enabled. This function allows simple debugging functions when used with MPLAB IDE. Debugging functionality is controlled through the PGECx (Emulation/Debug Clock) and PGEDx (Emulation/Debug Data) pins.

To use the in-circuit debugger function of the device, the design must implement ICSP connections to  $\overline{MCLR}$ , VDD, VSS and the PGECx/PGEDx pin pair designated by the ICS Configuration bits. In addition, when the feature is enabled, some of the resources are not available for general use. These resources include the first 80 bytes of data RAM and two I/O pins.

NOTES:

# 25.0 DEVELOPMENT SUPPORT

The PIC<sup>®</sup> microcontrollers are supported with a full range of hardware and software development tools:

- Integrated Development Environment
  - MPLAB® IDE Software
- Assemblers/Compilers/Linkers
  - MPASM<sup>™</sup> Assembler
  - MPLAB C18 and MPLAB C30 C Compilers
  - MPLINK™ Object Linker/
  - MPLIB™ Object Librarian
  - MPLAB ASM30 Assembler/Linker/Library
- Simulators
  - MPLAB SIM Software Simulator
- Emulators
  - MPLAB ICE 2000 In-Circuit Emulator
  - MPLAB REAL ICE™ In-Circuit Emulator
- In-Circuit Debugger
  - MPLAB ICD 2
- Device Programmers
  - PICSTART® Plus Development Programmer
  - MPLAB PM3 Device Programmer
  - PICkit<sup>™</sup> 2 Development Programmer
- Low-Cost Demonstration and Development Boards and Evaluation Kits

### 25.1 MPLAB Integrated Development Environment Software

The MPLAB IDE software brings an ease of software development previously unseen in the 8/16-bit microcontroller market. The MPLAB IDE is a Windows<sup>®</sup> operating system-based application that contains:

- A single graphical interface to all debugging tools
  - Simulator
  - Programmer (sold separately)
  - Emulator (sold separately)
  - In-Circuit Debugger (sold separately)
- · A full-featured editor with color-coded context
- A multiple project manager
- Customizable data windows with direct edit of contents
- · High-level source code debugging
- Visual device initializer for easy register initialization
- · Mouse over variable inspection
- Drag and drop variables from source to watch windows
- · Extensive on-line help
- Integration of select third party tools, such as HI-TECH Software C Compilers and IAR C Compilers

The MPLAB IDE allows you to:

- Edit your source files (either assembly or C)
- One touch assemble (or compile) and download to PIC MCU emulator and simulator tools (automatically updates all project information)
- · Debug using:
  - Source files (assembly or C)
  - Mixed assembly and C
  - Machine code

MPLAB IDE supports multiple debugging tools in a single development paradigm, from the cost-effective simulators, through low-cost in-circuit debuggers, to full-featured emulators. This eliminates the learning curve when upgrading to tools with increased flexibility and power.

## 25.2 MPASM Assembler

The MPASM Assembler is a full-featured, universal macro assembler for all PIC MCUs.

The MPASM Assembler generates relocatable object files for the MPLINK Object Linker, Intel<sup>®</sup> standard HEX files, MAP files to detail memory usage and symbol reference, absolute LST files that contain source lines and generated machine code and COFF files for debugging.

The MPASM Assembler features include:

- Integration into MPLAB IDE projects
- User-defined macros to streamline assembly code
- Conditional assembly for multi-purpose source files
- Directives that allow complete control over the assembly process

### 25.3 MPLAB C18 and MPLAB C30 C Compilers

The MPLAB C18 and MPLAB C30 Code Development Systems are complete ANSI C compilers for Microchip's PIC18 and PIC24 families of microcontrollers and the dsPIC30 and dsPIC33 family of digital signal controllers. These compilers provide powerful integration capabilities, superior code optimization and ease of use not found with other compilers.

For easy source level debugging, the compilers provide symbol information that is optimized to the MPLAB IDE debugger.

### 25.4 MPLINK Object Linker/ MPLIB Object Librarian

The MPLINK Object Linker combines relocatable objects created by the MPASM Assembler and the MPLAB C18 C Compiler. It can link relocatable objects from precompiled libraries, using directives from a linker script.

The MPLIB Object Librarian manages the creation and modification of library files of precompiled code. When a routine from a library is called from a source file, only the modules that contain that routine will be linked in with the application. This allows large libraries to be used efficiently in many different applications.

The object linker/library features include:

- Efficient linking of single libraries instead of many smaller files
- Enhanced code maintainability by grouping related modules together
- Flexible creation of libraries with easy module listing, replacement, deletion and extraction

# 25.5 MPLAB ASM30 Assembler, Linker and Librarian

MPLAB ASM30 Assembler produces relocatable machine code from symbolic assembly language for dsPIC30F devices. MPLAB C30 C Compiler uses the assembler to produce its object file. The assembler generates relocatable object files that can then be archived or linked with other relocatable object files and archives to create an executable file. Notable features of the assembler include:

- Support for the entire dsPIC30F instruction set
- · Support for fixed-point and floating-point data
- · Command line interface
- Rich directive set
- Flexible macro language
- · MPLAB IDE compatibility

## 25.6 MPLAB SIM Software Simulator

The MPLAB SIM Software Simulator allows code development in a PC-hosted environment by simulating the PIC MCUs and dsPIC<sup>®</sup> DSCs on an instruction level. On any given instruction, the data areas can be examined or modified and stimuli can be applied from a comprehensive stimulus controller. Registers can be logged to files for further run-time analysis. The trace buffer and logic analyzer display extend the power of the simulator to record and track program execution, actions on I/O, most peripherals and internal registers.

The MPLAB SIM Software Simulator fully supports symbolic debugging using the MPLAB C18 and MPLAB C30 C Compilers, and the MPASM and MPLAB ASM30 Assemblers. The software simulator offers the flexibility to develop and debug code outside of the hardware laboratory environment, making it an excellent, economical software development tool.

### 25.7 MPLAB ICE 2000 High-Performance In-Circuit Emulator

The MPLAB ICE 2000 In-Circuit Emulator is intended to provide the product development engineer with a complete microcontroller design tool set for PIC microcontrollers. Software control of the MPLAB ICE 2000 In-Circuit Emulator is advanced by the MPLAB Integrated Development Environment, which allows editing, building, downloading and source debugging from a single environment.

The MPLAB ICE 2000 is a full-featured emulator system with enhanced trace, trigger and data monitoring features. Interchangeable processor modules allow the system to be easily reconfigured for emulation of different processors. The architecture of the MPLAB ICE 2000 In-Circuit Emulator allows expansion to support new PIC microcontrollers.

The MPLAB ICE 2000 In-Circuit Emulator system has been designed as a real-time emulation system with advanced features that are typically found on more expensive development tools. The PC platform and Microsoft<sup>®</sup> Windows<sup>®</sup> 32-bit operating system were chosen to best make these features available in a simple, unified application.

## 25.8 MPLAB REAL ICE In-Circuit Emulator System

MPLAB REAL ICE In-Circuit Emulator System is Microchip's next generation high-speed emulator for Microchip Flash DSC and MCU devices. It debugs and programs PIC<sup>®</sup> Flash MCUs and dsPIC<sup>®</sup> Flash DSCs with the easy-to-use, powerful graphical user interface of the MPLAB Integrated Development Environment (IDE), included with each kit.

The MPLAB REAL ICE probe is connected to the design engineer's PC using a high-speed USB 2.0 interface and is connected to the target with either a connector compatible with the popular MPLAB ICD 2 system (RJ11) or with the new high-speed, noise tolerant, Low-Voltage Differential Signal (LVDS) interconnection (CAT5).

MPLAB REAL ICE is field upgradeable through future firmware downloads in MPLAB IDE. In upcoming releases of MPLAB IDE, new devices will be supported, and new features will be added, such as software breakpoints and assembly code trace. MPLAB REAL ICE offers significant advantages over competitive emulators including low-cost, full-speed emulation, real-time variable watches, trace analysis, complex breakpoints, a ruggedized probe interface and long (up to three meters) interconnection cables.

# 25.9 MPLAB ICD 2 In-Circuit Debugger

Microchip's In-Circuit Debugger, MPLAB ICD 2, is a powerful, low-cost, run-time development tool, connecting to the host PC via an RS-232 or high-speed USB interface. This tool is based on the Flash PIC MCUs and can be used to develop for these and other PIC MCUs and dsPIC DSCs. The MPLAB ICD 2 utilizes the in-circuit debugging capability built into the Flash devices. This feature, along with Microchip's In-Circuit Serial Programming<sup>™</sup> (ICSP<sup>™</sup>) protocol, offers costeffective, in-circuit Flash debugging from the graphical user interface of the MPLAB Integrated Development Environment. This enables a designer to develop and debug source code by setting breakpoints, single stepping and watching variables, and CPU STATUS and peripheral registers. Running at full speed enables testing hardware and applications in real time. MPLAB ICD 2 also serves as a development programmer for selected PIC devices.

## 25.10 MPLAB PM3 Device Programmer

The MPLAB PM3 Device Programmer is a universal, CE compliant device programmer with programmable voltage verification at VDDMIN and VDDMAX for maximum reliability. It features a large LCD display (128 x 64) for menus and error messages and a modular, detachable socket assembly to support various package types. The ICSP™ cable assembly is included as a standard item. In Stand-Alone mode, the MPLAB PM3 Device Programmer can read, verify and program PIC devices without a PC connection. It can also set code protection in this mode. The MPLAB PM3 connects to the host PC via an RS-232 or USB cable. The MPLAB PM3 has high-speed communications and optimized algorithms for quick programming of large memory devices and incorporates an SD/MMC card for file storage and secure data applications.

### 25.11 PICSTART Plus Development Programmer

The PICSTART Plus Development Programmer is an easy-to-use, low-cost, prototype programmer. It connects to the PC via a COM (RS-232) port. MPLAB Integrated Development Environment software makes using the programmer simple and efficient. The PICSTART Plus Development Programmer supports most PIC devices in DIP packages up to 40 pins. Larger pin count devices, such as the PIC16C92X and PIC17C76X, may be supported with an adapter socket. The PICSTART Plus Development Programmer is CE compliant.

### 25.12 PICkit 2 Development Programmer

The PICkit<sup>™</sup> 2 Development Programmer is a low-cost programmer and selected Flash device debugger with an easy-to-use interface for programming many of Microchip's baseline, mid-range and PIC18F families of Flash memory microcontrollers. The PICkit 2 Starter Kit includes a prototyping development board, twelve sequential lessons, software and HI-TECH's PICC<sup>™</sup> Lite C compiler, and is designed to help get up to speed quickly using PIC<sup>®</sup> microcontrollers. The kit provides everything needed to program, evaluate and develop applications using Microchip's powerful, mid-range Flash memory family of microcontrollers.

### 25.13 Demonstration, Development and Evaluation Boards

A wide variety of demonstration, development and evaluation boards for various PIC MCUs and dsPIC DSCs allows quick application development on fully functional systems. Most boards include prototyping areas for adding custom circuitry and provide application firmware and source code for examination and modification.

The boards support a variety of features, including LEDs, temperature sensors, switches, speakers, RS-232 interfaces, LCD displays, potentiometers and additional EEPROM memory.

The demonstration and development boards can be used in teaching environments, for prototyping custom circuits and for learning about various microcontroller applications.

In addition to the PICDEM<sup>™</sup> and dsPICDEM<sup>™</sup> demonstration/development board series of circuits, Microchip has a line of evaluation kits and demonstration software for analog filter design, KEELOQ<sup>®</sup> security ICs, CAN, IrDA<sup>®</sup>, PowerSmart battery management, SEEVAL<sup>®</sup> evaluation system, Sigma-Delta ADC, flow rate sensing, plus many more.

Check the Microchip web page (www.microchip.com) for the complete list of demonstration, development and evaluation kits.

# 26.0 INSTRUCTION SET SUMMARY

Note:	This chapter is a brief summary of the					
	PIC24F instruction set architecture, and is					
	not intended to be a comprehensive					
	reference source.					

The PIC24F instruction set adds many enhancements to the previous PIC<sup>®</sup> MCU instruction sets, while maintaining an easy migration from previous PIC MCU instruction sets. Most instructions are a single program memory word. Only three instructions require two program memory locations.

Each single-word instruction is a 24-bit word divided into an 8-bit opcode, which specifies the instruction type and one or more operands, which further specify the operation of the instruction. The instruction set is highly orthogonal and is grouped into four basic categories:

- Word or byte-oriented operations
- Bit-oriented operations
- · Literal operations
- Control operations

Table 26-1 shows the general symbols used in describing the instructions. The PIC24F instruction set summary in Table 26-2 lists all the instructions, along with the status flags affected by each instruction.

Most word or byte-oriented W register instructions (including barrel shift instructions) have three operands:

- The first source operand which is typically a register 'Wb' without any address modifier
- The second source operand which is typically a register 'Ws' with or without an address modifier
- The destination of the result which is typically a register 'Wd' with or without an address modifier

However, word or byte-oriented file register instructions have two operands:

- The file register specified by the value 'f'
- The destination, which could either be the file register 'f' or the W0 register, which is denoted as 'WREG'

Most bit-oriented instructions (including simple rotate/shift instructions) have two operands:

- The W register (with or without an address modifier) or file register (specified by the value of 'Ws' or 'f')
- The bit in the W register or file register (specified by a literal value or indirectly by the contents of register 'Wb')

The literal instructions that involve data movement may use some of the following operands:

- A literal value to be loaded into a W register or file register (specified by the value of 'k')
- The W register or file register where the literal value is to be loaded (specified by 'Wb' or 'f')

However, literal instructions that involve arithmetic or logical operations use some of the following operands:

- The first source operand which is a register 'Wb' without any address modifier
- The second source operand which is a literal value
- The destination of the result (only if not the same as the first source operand) which is typically a register 'Wd' with or without an address modifier

The control instructions may use some of the following operands:

- · A program memory address
- The mode of the table read and table write instructions

All instructions are a single word, except for certain double-word instructions, which were made double-word instructions so that all the required information is available in these 48 bits. In the second word, the 8 MSbs are '0's. If this second word is executed as an instruction (by itself), it will execute as a NOP.

Most single-word instructions are executed in a single instruction cycle, unless a conditional test is true or the program counter is changed as a result of the instruction. In these cases, the execution takes two instruction cycles, with the additional instruction cycle(s) executed as a NOP. Notable exceptions are the BRA (unconditional/computed branch), indirect CALL/GOTO, all table reads and writes, and RETURN/RETFIE instructions, which are single-word instructions but take two or three cycles.

Certain instructions that involve skipping over the subsequent instruction require either two or three cycles if the skip is performed, depending on whether the instruction being skipped is a single-word or two-word instruction. Moreover, double-word moves require two cycles. The double-word instructions execute in two instruction cycles.

### TABLE 26-1: SYMBOLS USED IN OPCODE DESCRIPTIONS

Field	Description
#text	Means literal defined by "text"
(text)	Means "content of text"
[text]	Means "the location addressed by text"
{ }	Optional field or operation
<n:m></n:m>	Register bit field
.b	Byte mode selection
.d	Double-Word mode selection
.S	Shadow register select
.W	Word mode selection (default)
bit4	4-bit bit selection field (used in word addressed instructions) $\in \{015\}$
C, DC, N, OV, Z	MCU Status bits: Carry, Digit Carry, Negative, Overflow, Sticky Zero
Expr	Absolute address, label or expression (resolved by the linker)
f	File register address ∈ {0000h1FFFh}
lit1	1-bit unsigned literal $\in \{0,1\}$
lit4	4-bit unsigned literal ∈ {015}
lit5	5-bit unsigned literal ∈ {031}
lit8	8-bit unsigned literal ∈ {0255}
lit10	10-bit unsigned literal ∈ {0255} for Byte mode, {0:1023} for Word mode
lit14	14-bit unsigned literal ∈ {016384}
lit16	16-bit unsigned literal ∈ {065535}
lit23	23-bit unsigned literal ∈ {08388608}; LSB must be '0'
None	Field does not require an entry, may be blank
PC	Program Counter
Slit10	10-bit signed literal ∈ {-512511}
Slit16	16-bit signed literal ∈ {-3276832767}
Slit6	6-bit signed literal ∈ {-1616}
Wb	Base W register ∈ {W0W15}
Wd	Destination W register ∈ { Wd, [Wd], [Wd++], [Wd], [++Wd], [Wd] }
Wdo	Destination W register ∈ { Wnd, [Wnd], [Wnd++], [Wnd], [++Wnd], [Wnd], [Wnd+Wb] }
Wm,Wn	Dividend, Divisor working register pair (direct addressing)
Wn	One of 16 working registers ∈ {W0W15}
Wnd	One of 16 destination working registers ∈ {W0W15}
Wns	One of 16 source working registers $\in$ {W0W15}
WREG	W0 (working register used in file register instructions)
Ws	Source W register ∈ { Ws, [Ws], [Ws++], [Ws], [++Ws], [Ws] }
Wso	Source W register ∈ { Wns, [Wns], [Wns++], [Wns], [++Wns], [Wns], [Wns+Wb] }

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
ADD	ADD	f	f = f + WREG	1	1	C, DC, N, OV, Z
	ADD	f,WREG	WREG = f + WREG	1	1	C, DC, N, OV, Z
	ADD	#lit10,Wn	Wd = lit10 + Wd	1	1	C, DC, N, OV, Z
	ADD	Wb,Ws,Wd	Wd = Wb + Ws	1	1	C, DC, N, OV, Z
	ADD	Wb,#lit5,Wd	Wd = Wb + lit5	1	1	C, DC, N, OV, Z
ADDC	ADDC	f	f = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	f,WREG	WREG = f + WREG + (C)	1	1	C, DC, N, OV, Z
	ADDC	#lit10,Wn	Wd = lit10 + Wd + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,Ws,Wd	Wd = Wb + Ws + (C)	1	1	C, DC, N, OV, Z
	ADDC	Wb,#lit5,Wd	Wd = Wb + Iit5 + (C)	1	1	C, DC, N, OV, Z
AND	AND	f	f = f .AND. WREG	1	1	N, Z
	AND	f,WREG	WREG = f .AND. WREG	1	1	N, Z
	AND	#lit10,Wn	Wd = lit10 .AND. Wd	1	1	N, Z
	AND	Wb,Ws,Wd	Wd = Wb .AND. Ws	1	1	N, Z
	AND	Wb,#lit5,Wd	Wd = Wb .AND. lit5	1	1	N, Z
ASR	ASR	f	f = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	f,WREG	WREG = Arithmetic Right Shift f	1	1	C, N, OV, Z
	ASR	Ws,Wd	Wd = Arithmetic Right Shift Ws	1	1	C, N, OV, Z
	ASR	Wb,Wns,Wnd	Wnd = Arithmetic Right Shift Wb by Wns	1	1	N, Z
	ASR	Wb,#lit5,Wnd	Wnd = Arithmetic Right Shift Wb by lit5	1	1	N, Z
BCLR	BCLR	f,#bit4	Bit Clear f	1	1	None
	BCLR	Ws,#bit4	Bit Clear Ws	1	1	None
BRA	BRA	C,Expr	Branch if Carry	1	1 (2)	None
	BRA	GE,Expr	Branch if Greater than or Equal	1	1 (2)	None
	BRA	GEU, Expr	Branch if Unsigned Greater than or Equal	1	1 (2)	None
	BRA	GT, Expr	Branch if Greater than	1	1 (2)	None
	BRA	GTU, Expr	Branch if Unsigned Greater than	1	1 (2)	None
	BRA	LE, Expr	Branch if Less than or Equal	1	1 (2)	None
	BRA		Branch if Unsigned Less than or Equal	1	1 (2)	None
	BRA	LEU, Expr	Branch if Less than	1	1 (2)	None
		LT, Expr	Branch if Unsigned Less than	1		None
	BRA	LTU, Expr	Branch if Negative	1	1 (2)	None
	BRA	N,Expr		1	1 (2)	
	BRA	NC,Expr	Branch if Not Carry		1 (2)	None
	BRA	NN,Expr	Branch if Not Negative	1	1 (2)	None
	BRA	NOV, Expr	Branch if Not Overflow	1	1 (2)	None
	BRA	NZ,Expr	Branch if Not Zero	1	1 (2)	None
	BRA	OV,Expr	Branch if Overflow	1	1 (2)	None
	BRA	Expr	Branch Unconditionally	1	2	None
	BRA	Z,Expr	Branch if Zero	1	1 (2)	None
	BRA	Wn	Computed Branch	1	2	None
BSET	BSET	f,#bit4	Bit Set f	1	1	None
	BSET	Ws,#bit4	Bit Set Ws	1	1	None
BSW	BSW.C	Ws,Wb	Write C bit to Ws <wb></wb>	1	1	None
	BSW.Z	Ws,Wb	Write Z bit to Ws <wb></wb>	1	1	None
BTG	BTG	f,#bit4	Bit Toggle f	1	1	None
	BTG	Ws,#bit4	Bit Toggle Ws	1	1	None
BTSC	BTSC	f,#bit4	Bit Test f, Skip if Clear	1	1 (2 or 3)	None
	BTSC	Ws,#bit4	Bit Test Ws, Skip if Clear	1	1 (2 or 3)	None

TABLE 26-2:	<b>INSTRUCTION SET OVERVIEW</b>

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
BTSS	BTSS f,#bit4		Bit Test f, Skip if Set	1	1 (2 or 3)	None
	BTSS	Ws,#bit4	Bit Test Ws, Skip if Set	1	1 (2 or 3)	None
BTST	BTST	f,#bit4	Bit Test f	1	1	Z
	BTST.C	Ws,#bit4	Bit Test Ws to C	1	1	С
	BTST.Z	Ws,#bit4	Bit Test Ws to Z	1	1	Z
	BTST.C	Ws,Wb	Bit Test Ws <wb> to C</wb>	1	1	С
	BTST.Z	Ws,Wb	Bit Test Ws <wb> to Z</wb>	1	1	Z
BTSTS	BTSTS	f,#bit4	Bit Test then Set f	1	1	Z
	BTSTS.C	Ws,#bit4	Bit Test Ws to C, then Set	1	1	С
	BTSTS.Z	Ws,#bit4	Bit Test Ws to Z, then Set	1	1	Z
CALL	CALL	lit23	Call Subroutine	2	2	None
	CALL	Wn	Call Indirect Subroutine	1	2	None
CLR	CLR	f	f = 0x0000	1	1	None
	CLR	WREG	WREG = 0x0000	1	1	None
	CLR	Ws	Ws = 0x0000	1	1	None
CLRWDT	CLRWDT		Clear Watchdog Timer	1	1	WDTO, Sleep
COM	СОМ	f	f = f	1	1	N, Z
0011	COM	f,WREG	WREG = f	1	1	N, Z
		•	Wd = Ws	1	1	N, Z
~~	COM	Ws,Wd				,
CP	CP	f	Compare f with WREG	1	1	C, DC, N, OV, Z
	CP	Wb,#lit5	Compare Wb with lit5	1	1	C, DC, N, OV, Z
	CP	Wb,Ws	Compare Wb with Ws (Wb – Ws)	1	1	C, DC, N, OV, Z
CP0	CP0	f	Compare f with 0x0000	1	1	C, DC, N, OV, Z
	CPO	Ws	Compare Ws with 0x0000	1	1	C, DC, N, OV, Z
CPB	CPB	f	Compare f with WREG, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,#lit5	Compare Wb with lit5, with Borrow	1	1	C, DC, N, OV, Z
	CPB	Wb,Ws	Compare Wb with Ws, with Borrow (Wb – Ws – C)	1	1	C, DC, N, OV, Z
CPSEQ	CPSEQ	Wb,Wn	Compare Wb with Wn, Skip if =	1	1 (2 or 3)	None
CPSGT	CPSGT	Wb,Wn	Compare Wb with Wn, Skip if >	1	1 (2 or 3)	None
CPSLT	CPSLT	Wb,Wn	Compare Wb with Wn, Skip if <	1	1 (2 or 3)	None
CPSNE	CPSNE	Wb,Wn	Compare Wb with Wn, Skip if ≠	1	1 (2 or 3)	None
DAW	DAW	Wn	Wn = Decimal Adjust Wn	1	1	С
DEC	DEC	f	f = f -1	1	1	C, DC, N, OV, Z
	DEC	f,WREG	WREG = f –1	1	1	C, DC, N, OV, Z
	DEC	Ws,Wd	Wd = Ws - 1	1	1	C, DC, N, OV, Z
DEC2	DEC2	f	f = f - 2	1	1	C, DC, N, OV, Z
	DEC2	f,WREG	WREG = f – 2	1	1	C, DC, N, OV, Z
	DEC2	Ws,Wd	Wd = Ws - 2	1	1	C, DC, N, OV, Z
DISI	DISI	#lit14	Disable Interrupts for k Instruction Cycles	1	1	None
DIV	DIV.SW	Wm,Wn	Signed 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.SD	Wm,Wn	Signed 32/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UW	Wm,Wn	Unsigned 16/16-bit Integer Divide	1	18	N, Z, C, OV
	DIV.UD	Wm,Wn	Unsigned 32/16-bit Integer Divide	1	18	N, Z, C, OV
EXCH	EXCH	Wns,Wnd	Swap Wns with Wnd	1	1	None
FF1L	FF1L	Ws,Wnd	Find First One from Left (MSb) Side	1	1	C
FF1R	FF1R	Ws,Wnd	Find First One from Right (LSb) Side	1	1	c

## TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

Assembly Mnemonic		Assembly Syntax	Description	# of Words	# of Cycles	Status Flags Affected
GOTO	GOTO Expr		Go to Address	2	2	None
	GOTO	Wn	Go to Indirect	1	2	None
INC	INC	f	f = f + 1	1	1	C, DC, N, OV, Z
	INC	f,WREG	WREG = f + 1	1	1	C, DC, N, OV, Z
	INC	Ws,Wd	Wd = Ws + 1	1	1	C, DC, N, OV, Z
INC2	INC2	f	f = f + 2	1	1	C, DC, N, OV, Z
	INC2	f,WREG	WREG = f + 2	1	1	C, DC, N, OV, Z
	INC2	Ws,Wd	Wd = Ws + 2	1	1	C, DC, N, OV, Z
IOR	IOR	f	f = f .IOR. WREG	1	1	N, Z
	IOR	f,WREG	WREG = f .IOR. WREG	1	1	N, Z
	IOR	#lit10,Wn	Wd = lit10 .IOR. Wd	1	1	N, Z
	IOR	Wb,Ws,Wd	Wd = Wb .IOR. Ws	1	1	N, Z
	IOR	Wb,#lit5,Wd	Wd = Wb .IOR. lit5	1	1	N, Z
LNK	LNK	#lit14	Link Frame Pointer	1	1	None
LSR	LSR	f	f = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	f,WREG	WREG = Logical Right Shift f	1	1	C, N, OV, Z
	LSR	Ws,Wd	Wd = Logical Right Shift Ws	1	1	C, N, OV, Z
	LSR	Wb, Wns, Wnd	Wnd = Logical Right Shift Wb by Wns	1	1	N, Z
	LSR	Wb,#lit5,Wnd	Wnd = Logical Right Shift Wb by lit5	1	1	N, Z
MOV	MOV	f,Wn	Move f to Wn	1	1	None
	MOV	[Wns+Slit10],Wnd	Move [Wns+Slit10] to Wnd	1	1	None
	MOV	f	Move f to f	1	1	N, Z
	MOV	f,WREG	Move f to WREG	1	1	N, Z
	MOV	#lit16,Wn	Move 16-bit Literal to Wn	1	1	None
	MOV.b	#lit8,Wn	Move 8-bit Literal to Wn	1	1	None
	MOV.D	Wn,f	Move Wn to f	1	1	None
	MOV	Wns, [Wns+Slit10]	Move Wns to [Wns+Slit10]	1	1	None
		Wis, [Wis+Sillio] Wso,Wdo	Move Wis to [Wis+SitTo]	1	1	None
	MOV		Move WREG to f	1	1	N, Z
	MOV D	WREG, f		1	2	None
	MOV.D	Wns,Wd	Move Double from W(ns):W(ns+1) to Wd		2	
	MOV.D	Ws,Wnd	Move Double from Ws to W(nd+1):W(nd)	1		None
MUL	MUL.SS	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Signed(Ws)	1	1	None
	MUL.SU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(Ws)	1	1	None
	MUL.US	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Signed(Ws)	1	1	None
	MUL.UU	Wb,Ws,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(Ws)	1	1	None
	MUL.SU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Signed(Wb) * Unsigned(lit5)	1	1	None
	MUL.UU	Wb,#lit5,Wnd	{Wnd+1, Wnd} = Unsigned(Wb) * Unsigned(lit5)	1	1	None
	MUL	f	W3:W2 = f * WREG	1	1	None
NEG	NEG	f	f = f + 1	1	1	C, DC, N, OV, 2
	NEG	f,WREG	WREG = $\overline{f}$ + 1	1	1	C, DC, N, OV, 2
	NEG	Ws,Wd	$Wd = \overline{Ws} + 1$	1	1	C, DC, N, OV, 2
NOP	NOP		No Operation	1	1	None
	NOPR		No Operation	1	1	None
POP	POP	f	Pop f from Top-of-Stack (TOS)	1	1	None
	POP	Wdo	Pop from Top-of-Stack (TOS) to Wdo	1	1	None
	POP.D	Wnd	Pop from Top-of-Stack (TOS) to W(nd):W(nd+1)	1	2	None
	POP.S		Pop Shadow Registers	1	1	All
PUSH	PUSH	f	Push f to Top-of-Stack (TOS)	1	1	None
	PUSH	Wso	Push Wso to Top-of-Stack (TOS)	1	1	None
	PUSH.D	Wns	Push W(ns):W(ns+1) to Top-of-Stack (TOS)	1	2	None
	PUSH.S		Push Shadow Registers	1	1	None

## TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

TABLE 26-2:	INSTRUCTION SET OVERVIEW	(CONTINUED)

Assembly Mnemonic	Assembly Syntax		Description	# of Words	# of Cycles	Status Flags Affected
PWRSAV	PWRSAV #lit1		Go into Sleep or Idle mode	1	1	WDTO, Sleep
RCALL	RCALL	Expr	Relative Call	1	2	None
	RCALL	Wn	Computed Call	1	2	None
REPEAT	REPEAT	#lit14	Repeat Next Instruction lit14 + 1 times	1	1	None
	REPEAT	Wn	Repeat Next Instruction (Wn) + 1 times	1	1	None
RESET	RESET		Software Device Reset	1	1	None
RETFIE	RETFIE		Return from Interrupt	1	3 (2)	None
RETLW	RETLW	#lit10,Wn	Return with Literal in Wn	1	3 (2)	None
RETURN	RETURN		Return from Subroutine	1	3 (2)	None
RLC	RLC	f	f = Rotate Left through Carry f	1	1	C, N, Z
	RLC	f,WREG	WREG = Rotate Left through Carry f	1	1	C, N, Z
	RLC	Ws,Wd	Wd = Rotate Left through Carry Ws	1	1	C, N, Z
RLNC	RLNC	f	f = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	f,WREG	WREG = Rotate Left (No Carry) f	1	1	N, Z
	RLNC	Ws,Wd	Wd = Rotate Left (No Carry) Ws	1	1	N, Z
RRC	RRC	f	f = Rotate Right through Carry f	1	1	C, N, Z
	RRC	f,WREG	WREG = Rotate Right through Carry f	1	1	C, N, Z
	RRC	Ws,Wd	Wd = Rotate Right through Carry Ws	1	1	C, N, Z
RRNC	RRNC	f	f = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	f,WREG	WREG = Rotate Right (No Carry) f	1	1	N, Z
	RRNC	Ws,Wd	Wd = Rotate Right (No Carry) Ws	1	1	N, Z
SE	SE	Ws, Wnd	Wnd = Sign-Extended Ws	1	1	C, N, Z
,		f	f = FFFFh	1	1	None
01111	SETM	WREG	WREG = FFFFh	1	1	None
	SETM	Ws	Ws = FFFFh	1	1	None
SL	SLIM	f	f = Left Shift f	1	1	C, N, OV, Z
51	SL	f,WREG	WREG = Left Shift f	1	1	C, N, OV, Z
	SL		Wd = Left Shift Ws	1	1	C, N, OV, Z
	SL	Ws,Wd	Wnd = Left Shift Wb by Wns	1	1	N, Z
	-	Wb, Wns, Wnd			1	-
0110	SL	Wb,#lit5,Wnd	Wnd = Left Shift Wb by lit5 f = f – WREG	1		N, Z
SUB	SUB	f		1	1	C, DC, N, OV, Z
	SUB	f,WREG	WREG = f – WREG	1	1	C, DC, N, OV, 2
	SUB	#lit10,Wn	Wn = Wn – lit10	1	1	C, DC, N, OV, 2
	SUB	Wb,Ws,Wd	Wd = Wb – Ws	1	1	C, DC, N, OV, 2
	SUB	Wb,#lit5,Wd	Wd = Wb – lit5	1	1	C, DC, N, OV, 2
SUBB	SUBB	f	$f = f - WREG - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	f,WREG	WREG = $f - WREG - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	#lit10,Wn	$Wn = Wn - lit10 - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	Wb,Ws,Wd	$Wd = Wb - Ws - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBB	Wb,#lit5,Wd	$Wd = Wb - lit5 - (\overline{C})$	1	1	C, DC, N, OV, 2
SUBR	SUBR	f	f = WREG – f	1	1	C, DC, N, OV, 2
	SUBR	f,WREG	WREG = WREG – f	1	1	C, DC, N, OV, 2
	SUBR	Wb,Ws,Wd	Wd = Ws – Wb	1	1	C, DC, N, OV, 2
	SUBR	Wb,#lit5,Wd	Wd = lit5 – Wb	1	1	C, DC, N, OV, 2
SUBBR	SUBBR	f	$f = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, 2
CODDIC			$WREG = WREG - f - (\overline{C})$	1	1	C, DC, N, OV, 2
	SUBBR	f,WREG				1
	SUBBR	Wb,Ws,Wd	Wd = Ws - Wb - (C)	1	1	C, DC, N, OV, 2
	SUBBR	Wb,#lit5,Wd	Wd = lit5 - Wb - (C)	1	1	C, DC, N, OV, 2
SWAP	SWAP.b	Wn	Wn = Nibble Swap Wn	1	1	None
	SWAP	Wn	Wn = Byte Swap Wn	1	1	None

Assembly Mnemonic	Assembly Syntay Description		# of Words	# of Cycles	Status Flags Affected	
TBLRDH	TBLRDH	Ws,Wd	Read Prog<23:16> to Wd<7:0>	1	2	None
TBLRDL	TBLRDL	Ws,Wd	Read Prog<15:0> to Wd	1	2	None
TBLWTH	TBLWTH	Ws,Wd	Write Ws<7:0> to Prog<23:16>	1	2	None
TBLWTL	TBLWTL	Ws,Wd	Write Ws to Prog<15:0>	1	2	None
ULNK	ULNK		Unlink Frame Pointer	1	1	None
XOR	XOR	f	f = f .XOR. WREG	1	1	N, Z
	XOR	f,WREG	WREG = f .XOR. WREG	1	1	N, Z
	XOR	#lit10,Wn	Wd = lit10 .XOR. Wd	1	1	N, Z
	XOR	Wb,Ws,Wd	Wd = Wb .XOR. Ws	1	1	N, Z
	XOR	Wb,#lit5,Wd	Wd = Wb .XOR. lit5	1	1	N, Z
ZE	ZE	Ws,Wnd	Wnd = Zero-Extend Ws	1	1	C, Z, N

## TABLE 26-2: INSTRUCTION SET OVERVIEW (CONTINUED)

NOTES:

# 27.0 ELECTRICAL CHARACTERISTICS

This section provides an overview of the PIC24FJ256GA110 family electrical characteristics. Additional information will be provided in future revisions of this document as it becomes available.

Absolute maximum ratings for the PIC24FJ256GA110 family are listed below. Exposure to these maximum rating conditions for extended periods may affect device reliability. Functional operation of the device at these, or any other conditions above the parameters indicated in the operation listings of this specification, is not implied.


# Absolute Maximum Ratings<sup>(†)</sup>

Ambient temperature under bias	40°C to +100°C
Storage temperature	65°C to +150°C
Voltage on VDD with respect to Vss	-0.3V to +4.0V
Voltage on any combined analog and digital pin and MCLR, with respect to Vss	0.3V to (VDD + 0.3V)
Voltage on any digital only pin with respect to Vss	-0.3V to +6.0V
Voltage on VDDCORE with respect to Vss	-0.3V to +3.0V
Maximum current out of Vss pin	300 mA
Maximum current into VDD pin (Note 1)	250 mA
Maximum output current sunk by any I/O pin	
Maximum output current sourced by any I/O pin	25 mA
Maximum current sunk by all ports	200 mA
Maximum current sourced by all ports (Note 1)	200 mA
Note 1: Maximum allowable current is a function of device maximum power dissipation	(see Table 27-1).

†NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

## 27.1 DC Characteristics





### TABLE 27-1: THERMAL OPERATING CONDITIONS

Rating	Symbol	Min	Тур	Max	Unit
PIC24FJ256GA110 family:					
Operating Junction Temperature Range	TJ	-40	_	+125	°C
Operating Ambient Temperature Range	TA	A -40 — +85			°C
Power Dissipation: Internal Chip Power Dissipation: $PINT = VDD x (IDD - \Sigma IOH)$ I/O Pin Power Dissipation: $PI/O = \Sigma (\{VDD - VOH\} x IOH) + \Sigma (VOL x IOL)$	PD	PINT + PI/O			W
Maximum Allowed Power Dissipation	Pdmax	(	TJ — TA)/θJ	A	W

### TABLE 27-2: THERMAL PACKAGING CHARACTERISTICS

Characteristic	Symbol	Тур	Max	Unit	Notes
Package Thermal Resistance, 14x14x1 mm TQFP	θJA	50.0	_	°C/W	(Note 1)
Package Thermal Resistance, 12x12x1 mm TQFP	θJA	69.4	-	°C/W	(Note 1)
Package Thermal Resistance, 10x10x1 mm TQFP	θJA	76.6		°C/W	(Note 1)

**Note 1:** Junction to ambient thermal resistance, Theta-JA ( $\theta$ JA) numbers are achieved by package simulations.

DC CH	ARACTER	ISTICS		Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				
Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions	
Operat	ing Voltag	9						
DC10	Supply V	oltage						
	Vdd		2.2	_	3.6	V	Regulator enabled	
	Vdd		VDDCORE	_	3.6	V	Regulator disabled	
	VDDCORE		2.0	—	2.75	V	Regulator disabled	
DC12	Vdr	RAM Data Retention Voltage <sup>(2)</sup>	1.5	_		V		
DC16	VPOR	VDD Start Voltage to Ensure Internal Power-on Reset Signal	_	Vss	—	V		
DC17	SVDD	<b>VDD Rise Rate</b> to Ensure Internal Power-on Reset Signal	0.05	_	_	V/ms	0-3.3V in 0.1s 0-2.5V in 60 ms	

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: This is the limit to which VDD can be lowered without losing RAM data.

## TABLE 27-4: DC CHARACTERISTICS: OPERATING CURRENT (IDD)

DC CHARACT	ERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Conditions						
Operating Cur	rent (IDD) <sup>(2)</sup>									
DC20	0.83	1.2	mA	-40°C						
DC20a	0.83	1.2	mA	+25°C	2.0∨ <sup>(3)</sup>					
DC20b	0.83	1.2	mA	+85°C		4 МІРС				
DC20d	1.1	1.6	mA	-40°C		1 MIPS				
DC20e	1.1	1.6	mA	+25°C	3.3∨ <sup>(4)</sup>					
DC20f	1.1	1.6	mA	+85°C						
DC23	3.3	4.3	mA	-40°C						
DC23a	3.3	4.3	mA	+25°C	2.0∨ <sup>(3)</sup>					
DC23b	3.3	4.3	mA	+85°C						
DC23d	4.3	6.0	mA	-40°C		- 4 MIPS				
DC23e	4.3	6.0	mA	+25°C	3.3∨ <sup>(4)</sup>					
DC23f	4.3	6.0	mA	+85°C						
DC24	18.2	24.0	mA	-40°C						
DC24a	18.2	24.0	mA	+25°C	2.5∨ <sup>(3)</sup>					
DC24b	18.2	24.0	mA	+85°C		16 MIPS				
DC24d	18.2	24.0	mA	-40°C		10 101195				
DC24e	18.2	24.0	mA	+25°C	3.3∨ <sup>(4)</sup>					
DC24f	18.2	24.0	mA	+85°C						
DC31	15.0	20.0	μA	-40°C						
DC31a	15.0	20.0	μA	+25°C	2.0V <sup>(3)</sup>					
DC31b	20.0	26.0	μA	+85°C	]					
DC31d	57.0	75.0	μA	-40°C		LPRC (31 kHz)				
DC31e	57.0	75.0	μA	+25°C	3.3∨ <sup>(4)</sup>					
DC31f	95.0	124.0	μA	+85°C						

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The supply current is mainly a function of the operating voltage and frequency. Other factors, such as I/O pin loading and switching rate, oscillator type, internal code execution pattern and temperature, also have an impact on the current consumption. The test conditions for all IDD measurements are as follows: OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. CPU, SRAM, program memory and data memory are operational. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

- 3: On-chip voltage regulator disabled (ENVREG tied to Vss).
- 4: On-chip voltage regulator enabled (ENVREG tied to VDD), Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

DC CHARAC	TERISTICS		Standard Op Operating ter	erating Conditions: nperature -40°C ≤	<b>2.0V to 3.6V (unles</b> TA $\leq$ +85°C for Indu	ss otherwise stated) Istrial	
Parameter No.	Typical <sup>(1)</sup>	Max	Units		Conditions		
Idle Current (							
DC40	220	290	μA	-40°C			
DC40a	220	290	μA	+25°C	2.0∨ <sup>(3)</sup>		
DC40b	220	290	μA	+85°C		1 MIPS	
DC40d	300	390	μA	-40°C			
DC40e	300	390	μA	+25°C	3.3∨ <sup>(4)</sup>		
DC40f	320	420	μA	+85°C			
DC43	0.85	1.1	mA	-40°C			
DC43a	0.85	1.1	mA	+25°C	2.0∨ <sup>(3)</sup>		
DC43b	0.87	1.2	mA	+85°C		– 4 MIPS	
DC43d	1.1	1.4	mA	-40°C			
DC43e	1.1	1.4	mA	+25°C	3.3∨ <sup>(4)</sup>		
DC43f	1.1	1.4	mA	+85°C			
DC47	4.4	5.6	mA	-40°C			
DC47a	4.4	5.6	mA	+25°C	2.5∨ <sup>(3)</sup>		
DC47b	4.4	5.6	mA	+85°C		16 MIPS	
DC47c	4.4	5.6	mA	-40°C			
DC47d	4.4	5.6	mA	+25°C	3.3∨ <sup>(4)</sup>		
DC47e	4.4	5.6	mA	+85°C			
DC50	1.1	1.4	mA	-40°C			
DC50a	1.1	1.4	mA	+25°C	2.0∨ <sup>(3)</sup>		
DC50b	1.1	1.4	mA	+85°C			
DC50d	1.4	1.8	mA	-40°C		FRC (4 MIPS)	
DC50e	1.4	1.8	mA	+25°C	3.3∨ <sup>(4)</sup>		
DC50f	1.4	1.8	mA	+85°C	1		
DC51	4.3	6.0	μA	-40°C			
DC51a	4.5	6.0	μA	+25°C	2.0∨ <sup>(3)</sup>		
DC51b	7.2	25	μA	+85°C	1		
DC51d	38	50	μA	-40°C		– LPRC (31 kHz)	
DC51e	44	60	μA	+25°C	3.3∨ <sup>(4)</sup>		
DC51f	70	110	μA	+85°C	1		

## TABLE 27-5: DC CHARACTERISTICS: IDLE CURRENT (IIDLE)

**Note 1:** Data in "Typical" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IIDLE current is measured with core off, OSCI driven with external square wave from rail to rail. All I/O pins are configured as inputs and pulled to VDD. MCLR = VDD; WDT and FSCM are disabled. No peripheral modules are operating and all of the Peripheral Module Disable (PMD) bits are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD), Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

## TABLE 27-6: DC CHARACTERISTICS: POWER-DOWN CURRENT (IPD)

DC CHARACT	TERISTICS					V to 3.6V (unless otherwise stated) +85°C for Industrial			
Parameter No.	Typical <sup>(1)</sup>	Мах	Units	Units Conditions					
Power-Down	Current (IPD) <sup>(2</sup>	2)							
DC60	0.1	1.0	μA	-40°C					
DC60a	0.15	1.0	μA	+25°C	2.0V <sup>(3)</sup>				
DC60b	3.7	18.0	μA	+85°C					
DC60c	0.2	1.3	μA	-40°C					
DC60d	0.25	1.3	μA	+25°C	2.5V <sup>(3)</sup>	Base Power-Down Current <sup>(5)</sup>			
DC60e	4.2	27.0	μA	+85°C					
DC60f	3.6	9.0	μA	-40°C					
DC60g	4.0	10.0	μA	+25°C	3.3∨ <sup>(4)</sup>				
DC60h	11.0	36.0	μA	+85°C					
DC61	1.75	3	μA	-40°C					
DC61a	1.75	3	μA	+25°C	2.0V <sup>(3)</sup>				
DC61b	1.75	3	μA	+85°C					
DC61c	2.4	4	μA	-40°C		Watchdog Timer Current: ∆IwDT <sup>(5)</sup>			
DC61d	2.4	4	μA	+25°C	2.5V <sup>(3)</sup>				
DC61e	2.4	4	μA	+85°C					
DC61f	2.8	5	μA	-40°C					
DC61g	2.8	5	μA	+25°C	3.3∨ <sup>(4)</sup>				
DC61h	2.8	5	μA	+85°C					
DC62	2.5	7.0	μA	-40°C					
DC62a	2.5	7.0	μA	+25°C	2.0V <sup>(3)</sup>				
DC62b	3.0	7.0	μA	+85°C					
DC62c	2.8	7.0	μA	-40°C					
DC62d	3.0	7.0	μA	+25°C	2.5V <sup>(3)</sup>	RTCC + Timer1 w/32 kHz Crystal: ΔRTCC + ΔΙτι32 <sup>(5)</sup>			
DC62e	3.0	7.0	μA	+85°C	1				
DC62f	3.5	10.0	μA	-40°C					
DC62g	3.5	10.0	μA	+25°C	3.3∨ <sup>(4)</sup>				
DC62h	4.0	10.0	μA	+85°C	1				

**Note 1:** Data in the Typical column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Base IPD is measured with all peripherals and clocks shut down. All I/Os are configured as inputs and pulled high. WDT, etc., are all switched off, and the Peripheral Module Disable (PMD) bits for all unused peripherals are set.

3: On-chip voltage regulator disabled (ENVREG tied to Vss).

4: On-chip voltage regulator enabled (ENVREG tied to VDD), Low-Voltage Detect (LVD) and Brown-out Detect (BOD) are enabled.

**5:** The ∆ current is the additional current consumed when the module is enabled. This current should be added to the base IPD current.

DC CH/	ARACT	ERISTICS	stated)	•	ditions: 2.0	)V to 3.6	V (unless otherwise
	r	1	Operating tempe	erature	$-40^{\circ}C \le T$	A ≤ +85°	C for Industrial
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
	VIL	Input Low Voltage <sup>(4)</sup>					
DI10		I/O Pins with ST Buffer	Vss	_	0.2 Vdd	V	
DI11		I/O Pins with TTL Buffer	Vss	_	0.15 Vdd	V	
DI15		MCLR	Vss	—	0.2 VDD	V	
DI16		OSC1 (XT mode)	Vss	—	0.2 VDD	V	
DI17		OSC1 (HS mode)	Vss	—	0.2 VDD	V	
DI18		I/O Pins with I <sup>2</sup> C™ Buffer	Vss	—	0.3 VDD	V	
DI19		I/O Pins with SMBus Buffer	Vss	_	0.8	V	SMBus enabled
	VIH	Input High Voltage <sup>(4)</sup>					
DI20		I/O Pins with ST Buffer: with Analog Functions Digital Only	0.8 Vdd 0.8 Vdd	_	Vdd 5.5	V V	
DI21		I/O Pins with TTL buffer: with Analog Functions Digital Only	0.25 Vdd + 0.8 0.25 Vdd + 0.8		VDD 5.5	V V	
DI25		MCLR	0.8 Vdd	_	Vdd	V	
DI26		OSC1 (XT mode)	0.7 Vdd	_	Vdd	V	
DI27		OSC1 (HS mode)	0.7 Vdd	_	Vdd	V	
DI28		I/O Pins with I <sup>2</sup> C Buffer: with Analog Functions Digital Only	0.7 Vdd 0.7 Vdd	_	VDD 5.5	V V	
DI29		I/O Pins with SMBus Buffer: with Analog Functions Digital Only	2.1 2.1		VDD 5.5	> >	$2.5V \le VPIN \le VDD$
DI30	ICNPU	CNxx Pull-up Current	50	250	400	μA	VDD = 3.3V, VPIN = VSS
D150	lı.	Input Leakage Current <sup>(2,3)</sup> I/O Ports	_	_	<u>+</u> 1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI51		Analog Input Pins	—	_	<u>+</u> 1	μA	$Vss \le VPIN \le VDD,$ Pin at high-impedance
DI55		MCLR		_	<u>+</u> 1	μA	$Vss \leq V \text{PIN} \leq V \text{DD}$
DI56		OSC1	—	—	<u>+</u> 1	μΑ	$\label{eq:VSS} \begin{array}{l} VSS \leq VPIN \leq VDD, \\ XT \text{ and } HS \text{ modes} \end{array}$

## TABLE 27-7: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.

- **3:** Negative current is defined as current sourced by the pin.
- 4: Refer to Table 1-4 for I/O pins buffer types.

DC CHA	DC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$						
Param No.	Param No. Sym Characteristic		Min	Typ <sup>(1)</sup>	Max	Units	Conditions			
	Vol	Output Low Voltage								
DO10		I/O Ports	—	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V			
			_	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V			
DO16		OSC2/CLKO	—	—	0.4	V	IOL = 8.5 mA, VDD = 3.6V			
			—	—	0.4	V	IOL = 6.0 mA, VDD = 2.0V			
	Vон	Output High Voltage								
DO20		I/O Ports	3.0	—	—	V	IOH = -3.0 mA, VDD = 3.6V			
			2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V			
			1.65	—	_	V	IOH = -1.0 mA, VDD = 2.0V			
			1.4	—	—	V	IOH = -3.0 mA, VDD = 2.0V			
DO26		OSC2/CLKO	2.4	—	—	V	IOH = -6.0 mA, VDD = 3.6V			
			1.4	—		V	IOH = -3.0 mA, VDD = 2.0V			

### TABLE 27-8: DC CHARACTERISTICS: I/O PIN OUTPUT SPECIFICATIONS

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

### TABLE 27-9: DC CHARACTERISTICS: PROGRAM MEMORY

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial					
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Max	Conditions			
		Program Flash Memory							
D130	Eр	Cell Endurance	10000	_	—	E/W	-40°C to +85°C		
D131	Vpr	VDD for Read	VMIN	—	3.6	V	VMIN = Minimum operating voltage		
D132B	VPEW	VDD for Self-Timed Write	2.25	—	3.6	V	VMIN = Minimum operating voltage		
D133A	Tiw	Self-Timed Write Cycle Time	—	3	—	ms			
D133B	TIE	Self-Timed Page Erase Time	40	_	—	ms			
D134	TRETD	Characteristic Retention	20	—	—	Year	Provided no other specifications are violated		
D135	IDDP	Supply Current during Programming		7		mA			

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

## TABLE 27-10: INTERNAL VOLTAGE REGULATOR SPECIFICATIONS

Operati	<b>Operating Conditions:</b> -40°C < TA < +85°C (unless otherwise stated)									
Param No.	Symbol Characteristics Min Typ Max Units Comments									
	VRGOUT	Regulator Output Voltage	_	2.5	_	V				
	Cefc	External Filter Capacitor Value	4.7	10		μF	Series resistance < 3 Ohm recommended; < 5 Ohm required.			
	TVREG		_	50	_	μS	ENVREG tied to VDD			
	TPWRT		_	64	_	ms	ENVREG tied to Vss			


## 27.2 AC Characteristics and Timing Parameters

The information contained in this section defines the PIC24FJ256GA110 family AC characteristics and timing parameters.

### TABLE 27-11: TEMPERATURE AND VOLTAGE SPECIFICATIONS - AC

	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)
AC CHARACTERISTICS	Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial
	Operating voltage VDD range as described in Section 27.1 "DC Characteristics".

## FIGURE 27-2: LOAD CONDITIONS FOR DEVICE TIMING SPECIFICATIONS




## TABLE 27-12: CAPACITIVE LOADING REQUIREMENTS ON OUTPUT PINS

Param No.	Symbol	Characteristic	Min	Typ <sup>(1)</sup>	Max	Units	Conditions
DO50	Cosc2	OSCO/CLKO pin	_	—	15	pF	In XT and HS modes when external clock is used to drive OSCI.
DO56	Сю	All I/O pins and OSCO	—	—	50	pF	EC mode.
DO58	Св	SCLx, SDAx		—	400	pF	In I <sup>2</sup> C™ mode.

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## FIGURE 27-3: EXTERNAL CLOCK TIMING



## TABLE 27-13: EXTERNAL CLOCK TIMING REQUIREMENTS

АС СН	ARACT	ERISTICS	Standard Oper Operating tem				(unless otherwise stated) for Industrial
Param No.	Sym	Characteristic	Min	Тур <sup>(1)</sup>	Мах	Units	Conditions
OS10	Fosc	External CLKI Frequency (external clocks allowed only in EC mode)	DC 4	_	32 8	MHz MHz	EC ECPLL
		Oscillator Frequency	3 4 10 31	 	10 8 32 33	MHz MHz MHz kHz	XT XTPLL HS SOSC
OS20	Tosc	Tosc = 1/Fosc	_	—	—	—	See parameter OS10 for Fosc value
OS25	Тсү	Instruction Cycle Time <sup>(2)</sup>	62.5		DC	ns	
OS30	TosL, TosH	External Clock in (OSCI) High or Low Time	0.45 x Tosc	—	—	ns	EC
OS31	TosR, TosF	External Clock in (OSCI) Rise or Fall Time	_	—	20	ns	EC
OS40	TckR	CLKO Rise Time <sup>(3)</sup>	—	6	10	ns	
OS41	TckF	CLKO Fall Time <sup>(3)</sup>	—	6	10	ns	

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

2: Instruction cycle period (TCY) equals two times the input oscillator time base period. All specified values are based on characterization data for that particular oscillator type under standard operating conditions with the device executing code. Exceeding these specified limits may result in an unstable oscillator operation and/or higher than expected current consumption. All devices are tested to operate at "Min." values with an external clock applied to the OSCI/CLKI pin. When an external clock input is used, the "Max." cycle time limit is "DC" (no clock) for all devices.

**3:** Measurements are taken in EC mode. The CLKO signal is measured on the OSCO pin. CLKO is low for the Q1-Q2 period (1/2 TCY) and high for the Q3-Q4 period (1/2 TCY).

АС СНА	AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial						
Param No.	Sym	Characteristic <sup>(1)</sup>	Min	Тур <sup>(2)</sup>	Мах	Units	Conditions			
OS50	Fplli	PLL Input Frequency Range <sup>(2)</sup>	4	—	8	MHz	ECPLL, HSPLL, XTPLL modes			
OS51	Fsys	PLL Output Frequency Range	16	—	32	MHz				
OS52	TLOCK	PLL Start-up Time (Lock Time)	—	—	2	ms				
OS53	DCLK	CLKO Stability (Jitter)	-2	1	+2	%				

## TABLE 27-14: PLL CLOCK TIMING SPECIFICATIONS (VDD = 2.0V TO 3.6V)

**Note 1:** These parameters are characterized but not tested in manufacturing.

2: Data in "Typ" column is at 3.3V, 25°C unless otherwise stated. Parameters are for design guidance only and are not tested.

## TABLE 27-15: AC CHARACTERISTICS: INTERNAL RC ACCURACY


АС СНА	RACTERISTICS	$\begin{array}{llllllllllllllllllllllllllllllllllll$							
Param No.	Characteristic	Min	Тур	Max	Units	conditions			
	Internal FRC Accuracy	) 8 MHz <sup>(1</sup>	)						
F20	FRC	-2	_	2	%	+25°C 3.0V ≤ VDD			
	$-5  -5  5  \%  -40^{\circ}C \le TA \le +85^{\circ}C  3.0V \le VA$								


**Note 1:** Frequency calibrated at 25°C and 3.3V. OSCTUN bits can be used to compensate for temperature drift.

### TABLE 27-16: INTERNAL RC ACCURACY

AC CH	ARACTERISTICS	Standard Operating Conditions: 2.0V to 3.6V (unless otherwise stateOperating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$ for Industrial				herwise stated)		
Param No.	Characteristic	Min	Тур	Max	Units	Conditions		
	LPRC @ 31 kHz <sup>(1)</sup>							
F21		-20	_	20	%	$-40^\circ C \le T A \le +85^\circ C$	$3.0V \leq V\text{DD} \leq 3.6V$	

**Note 1:** Change of LPRC frequency as VDD changes.





## TABLE 27-17: CLKO AND I/O TIMING REQUIREMENTS

AC CHARACTERISTICS			$\begin{array}{llllllllllllllllllllllllllllllllllll$				
Param No.	Sym	Characteristic	Min	Typ <sup>(1)</sup>	Мах	Units	Conditions
DO31	TIOR	Port Output Rise Time	—	10	25	ns	
DO32	TIOF	Port Output Fall Time	_	10	25	ns	
DI35	Tinp	INTx pin High or Low Time (output)	20	—	_	ns	
DI40	Trbp	CNx High or Low Time (input)	2	—	_	Тсү	

**Note 1:** Data in "Typ" column is at 3.3V, 25°C unless otherwise stated.

AC CHARACTERISTICS			Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions	
			Device S	Supply				
AD01	AVDD	Module VDD Supply	Greater of VDD – 0.3 or 2.0	_	Lesser of VDD + 0.3 or 3.6	V		
AD02	AVss	Module Vss Supply	Vss - 0.3	_	Vss + 0.3	V		
			Reference	e Inputs				
AD05	VREFH	Reference Voltage High	AVss + 1.7	—	AVDD	V		
AD06	VREFL	Reference Voltage Low	AVss	_	AVDD - 1.7	V		
AD07	VREF	Absolute Reference Voltage	AVss - 0.3	_	AVDD + 0.3	V		
			Analog	Input				
AD10	VINH-VINL	Full-Scale Input Span	VREFL	—	VREFH	V	(Note 2)	
AD11	VIN	Absolute Input Voltage	AVss - 0.3	—	AVDD + 0.3	V	—	
AD12	VINL	Absolute VINL Input Voltage	AVss – 0.3		AVDD/2	V		
AD17	Rin	Recommended Impedance of Analog Voltage Source	—	_	2.5K	Ω	10-bit	
			ADC Ac	curacy			·	
AD20b	Nr	Resolution	—	10	—	bits		
AD21b	INL	Integral Nonlinearity	—	±1	<±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD22b	DNL	Differential Nonlinearity	_	±0.5	<±1	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD23b	Gerr	Gain Error	_	±1	±3	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD24b	EOFF	Offset Error	—	±1	±2	LSb	VINL = AVSS = VREFL = 0V, AVDD = VREFH = 3V	
AD25b		Monotonicity <sup>(1)</sup>	_				Guaranteed	

# TABLE 27-18: ADC MODULE SPECIFICATIONS

Note 1: The ADC conversion result never decreases with an increase in the input voltage and has no missing codes.

2: Measurements taken with external VREF+ and VREF- used as the ADC voltage reference.

AC CHARACTERISTICS		Standard Operating Conditions: 2.0V to 3.6V(unless otherwise stated)Operating temperature $-40^{\circ}C \le TA \le +85^{\circ}C$					
Param No.	Symbol	Characteristic	Min.	Тур	Max.	Units	Conditions
		Cloc	k Parame	ters			
AD50	Tad	ADC Clock Period	75	—	—	ns	Tcy = 75 ns, AD1CON3 in default state
AD51	tRC	ADC Internal RC Oscillator Period	—	250	_	ns	
		Con	version R	ate			·
AD55	tCONV	Conversion Time	—	12	_	TAD	
AD56	FCNV	Throughput Rate	—		500	ksps	AVDD > 2.7V
AD57	tSAMP	Sample Time	—	1	—	TAD	
		Cloc	k Parame	ters			
AD61	tPSS	Sample Start Delay from setting Sample bit (SAMP)	2	_	3	Tad	


# TABLE 27-19: ADC CONVERSION TIMING REQUIREMENTS<sup>(1)</sup>

**Note 1:** Because the sample caps will eventually lose charge, clock rates below 10 kHz can affect linearity performance, especially at elevated temperatures.

#### 28.0 PACKAGING INFORMATION

#### 28.1 Package Marking Information

64-Lead TQFP (10x10x1 mm)




Note: In the event the full Microchip part number cannot be marked on one line, it will be carried over to the next line, thus limiting the number of available characters for customer-specific information.

## 28.2 Package Details

The following sections give the technical details of the packages.

## 64-Lead Plastic Thin Quad Flatpack (PT) – 10x10x1 mm Body, 2.00 mm [TQFP]

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Office			,
	Dimension Limits	MIN	NOM	MAX
Number of Leads	N		64	
Lead Pitch	e		0.50 BSC	
Overall Height	A	_	_	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		12.00 BSC	
Overall Length	D		12.00 BSC	
Molded Package Width	E1		10.00 BSC	
Molded Package Length	D1		10.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Chamfers at corners are optional; size may vary.


3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-085B

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



**RECOMMENDED LAND PATTERN** 

Units		MILLIM	ETERS	
Dimension	Limits	MIN	NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		11.40	
Contact Pad Spacing	C2		11.40	
Contact Pad Width (X64)	X1			0.30
Contact Pad Length (X64)	Y1			1.50
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2085A

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units		MILLIMETERS	;
Dime	nsion Limits	MIN	NOM	MAX
Number of Leads	N		80	
Lead Pitch	е		0.50 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	_	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	φ	0°	3.5°	7°
Overall Width	E		14.00 BSC	
Overall Length	D		14.00 BSC	
Molded Package Width	E1		12.00 BSC	
Molded Package Length	D1		12.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.


3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-092B

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.50 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X80)	X1			0.30
Contact Pad Length (X80)	Y1			1.50
Distance Between Pads	G	0.20		


### Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2092A

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.

3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.


4. Dimensioning and tolerancing per ASME Y14.5M.

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-100B

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	E		0.40 BSC	
Contact Pad Spacing	C1		13.40	
Contact Pad Spacing	C2		13.40	
Contact Pad Width (X100)	X1			0.20
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		


Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2100A

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units			MILLIMETERS	;
Dii	mension Limits	MIN	NOM	MAX
Number of Leads	N		100	
Lead Pitch	е		0.50 BSC	
Overall Height	A	-	-	1.20
Molded Package Thickness	A2	0.95	1.00	1.05
Standoff	A1	0.05	-	0.15
Foot Length	L	0.45	0.60	0.75
Footprint	L1		1.00 REF	
Foot Angle	ф	0°	3.5°	7°
Overall Width	E		16.00 BSC	
Overall Length	D		16.00 BSC	
Molded Package Width	E1		14.00 BSC	
Molded Package Length	D1		14.00 BSC	
Lead Thickness	С	0.09	-	0.20
Lead Width	b	0.17	0.22	0.27
Mold Draft Angle Top	α	11°	12°	13°
Mold Draft Angle Bottom	β	11°	12°	13°

#### Notes:

1. Pin 1 visual index feature may vary, but must be located within the hatched area.

2. Chamfers at corners are optional; size may vary.


3. Dimensions D1 and E1 do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.25 mm per side.

- 4. Dimensioning and tolerancing per ASME Y14.5M.
  - BSC: Basic Dimension. Theoretically exact value shown without tolerances.

REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-110B

**Note:** For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



Units		MILLIM	ETERS	
Dimension	Dimension Limits		NOM	MAX
Contact Pitch	Е		0.50 BSC	
Contact Pad Spacing	C1		15.40	
Contact Pad Spacing	C2		15.40	
Contact Pad Width (X100)	X1			0.30
Contact Pad Length (X100)	Y1			1.50
Distance Between Pads	G	0.20		

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

Microchip Technology Drawing No. C04-2110A

NOTES:

# APPENDIX A: REVISION HISTORY

# **Revision A (December 2007)**

Original data sheet for the PIC24FJ256GA110 family of devices.

# **Revision B (February 2008)**

Updates to **Section 27.0 "Electrical Characteristics"** and minor edits to text throughout document.

NOTES:

# INDEX

1	١.
•	•

A/D Converter	
Analog Input Model	
Transfer Function	
AC Characteristics	
Internal RC Accuracy	
Alternate Interrupt Vector Table (AIVT)	61
Assembler	
MPASM Assembler	

# В

Block Diagram	
CRC Shifter Details	)
Block Diagrams	
10-Bit High-Speed A/D Converter	ŀ
8-Bit Multiplexed Address and	
Data Application 196	5
Accessing Program Space Using	
Table Operations47	
Addressable Parallel Slave Port Example 194	
Addressing for Table Registers49	
CALL Stack Frame45	
Comparator Voltage Reference	
CPU Programmer's Model23	3
CRC	
Generator Configured for Polynomial	)
CTMU Configurations for Capacitance	
Measurement	)
CTMU Configurations for Pulse	
Delay Generation	
CTMU Configurations for Time Measurement	
I <sup>2</sup> C Module	
Individual Comparator Configurations	
Input Capture	
LCD Control Example (Byte Mode)	
Master Mode, Demultiplexed Addressing	5
(Separate Read and Write Strobes)	1
Master Mode, Fully Multiplexed Addressing	٢
(Separate Read and Write Strobes)	;
Master Mode, Partially Multiplexed Addressing	,
(Separate Read and Write Strobes)	
Multiplexed Addressing Application	
On-Chip Regulator Connections	
Output Compare (16-Bit Mode)	
Output Compare (Double-Buffered	
16-Bit PWM Mode)	3
Parallel EEPROM Example (15-Bit Address,	
8-Bit Data)	3
Parallel EEPROM Example (15-Bit Address,	
16-Bit Data)	3
Partially Multiplexed Addressing Application	3
PCI24FJ256GA110 Family (General)12	
PIC24F CPU Core	
PMP Module Overview 187	7
Program Space Address Generation	3
PSV Operation	3
Reset System55	5
RTCC	
Shared I/O Port Structure 115	
SPI Master, Frame Master Connection 169	
SPI Master, Frame Slave Connection	)

SPI Master/Slave Connection	
(Enhanced Buffer Modes)	168
SPI Master/Slave Connection	
(Standard Mode)	168
SPI Slave, Frame Master Connection	169
SPI Slave, Frame Slave Connection	169
SPIx Module (Enhanced Mode)	163
System Clock	103
Timer1	141
Timer2 and Timer4 (16-Bit Synchronous)	145
Timer2/3 and Timer4/5 (32-Bit)	144
Timer3 and Timer5 (16-Bit Asynchronous)	145
Triple Comparator Module	223
UART (Simplified)	179
Watchdog Timer (WDT)	241
	(Enhanced Buffer Modes)

## С

C Compilers	
MPLAB C18	246
MPLAB C30	246
Charge Time Measurement Unit. See CTMU.	
Code Examples	
Basic Sequence for Clock Switching	109
Configuring UART1 Input and Output	
Functions (PPS)	121
Erasing a Program Memory Block	
I/O Port Read/Write	116
Initiating a Programming Sequence	53
Loading the Write Buffers	
Single-Word Flash Programming	54
Code Protection	241
Code Segment Protection	241
Configuration Options	
Configuration Protection	242
Configuration Bits	
CPU	
ALU	25
Control Registers	24
Core Registers	
CRC	
Setup Example	209
User Interface	210
CTMU	
Measuring Capacitance	229
Measuring Time	230
Pulse Delay and Generation	230
Customer Change Notification Service	287
Customer Notification Service	
Customer Support	287

## D

Data Memory	
Address Space	29
Memory Map	
Near Data Space	30
SFR Space	
Software Stack	45
Space Organization	30

DC Characteristics	
I/O Pin Input Specifications	
I/O Pin Output Specifications	
Idle Current	
Operating Current	
Power-Down Current	
Program Memory Specifications	
Temperature and Voltage Specifications	
Development Support	
Device Features (Summary)	
100-Pin	11
64-Pin	9
80-Pin	10
Doze Mode	114

# F

Elec	ctrical Characteristics	257
	A/D Specifications	
	Absolute Maximum Ratings	
	Internal Voltage Regulator Specifications	
	Load Conditions and Requirements for	
	Specifications	
	PLL Clock Specifications	
	Thermal Characteristics	
	V/F Graph	
Enh	anced Input Capture	
	32-Bit Mode	150
	Synchronous and Trigger Modes	
Enh	anced Output Compare	
	Cascaded (32-Bit) Mode	153
	Synchronous and Trigger Modes	
	/REG pin	
	ations	239
Equ		220
	A/D Conversion Clock Period	
	Calculating the PWM Period	
	Calculation for Maximum PWM Resolution	
	Computing Baud Rate Reload Value	173
	Relationship Between Device and	
	Clock Speed	
	RTCC Calibration	
	UART Baud Rate with BRGH = 0	180
	UART Baud Rate with BRGH = 1	
Erra		
	UART Baud Rate with BRGH = 1	
F	UART Baud Rate with BRGH = 1	180 6
<b>F</b> Flas	UART Baud Rate with BRGH = 1 ata sh Configuration Words2	180 6
<b>F</b> Flas	UART Baud Rate with BRGH = 1 ata sh Configuration Words2 sh Program Memory	
<b>F</b> Flas	UART Baud Rate with BRGH = 1 ta sh Configuration Words	
<b>F</b> Flas	UART Baud Rate with BRGH = 1 ta	
<b>F</b> Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
<b>F</b> Flas	UART Baud Rate with BRGH = 1ata sh Configuration Words	
<b>F</b> Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
<b>F</b> Flas	UART Baud Rate with BRGH = 1ata sh Configuration Words	
<b>F</b> Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata	
F Flas Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata th Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata sh Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata the Configuration Words	
F Flas Flas	UART Baud Rate with BRGH = 1ata sh Configuration Words	

Input Capture with Dedicated Timer	149
Instruction Set	
Overview	251
Summary	249
Instruction-Based Power-Saving Modes	
Idle Mode	
Inter-Integrated Circuit (I <sup>2</sup> C)	
Inter-Integrated Circuit. See I <sup>2</sup> C.	171
Internet Address	287
Interrupt Controller	61
Interrupt Vector Table (IVT)	61
Interrupts	
and Reset Sequence	61
Implemented Vectors	63
Registers	64–101
Setup and Service Procedures	102
Trap Vectors	62
Vector Table	62

## J

JTAG	Interface	243

## Μ

Microchip Internet Web Site	287
MPLAB ASM30 Assembler, Linker, Librarian	246
MPLAB ICD 2 In-Circuit Debugger	247
MPLAB ICE 2000 High-Performance	
Universal In-Circuit Emulator	247
MPLAB Integrated Development	
Environment Software	245
MPLAB PM3 Device Programmer	247
MPLAB REAL ICE In-Circuit Emulator System	247
MPLINK Object Linker/MPLIB Object Librarian	246

## Ν

Near Data Space	60
-----------------	----

# 0

Oscillator Configuration	
Bit Values for Clock Selection	104
Clock Switching	108
Sequence	109
CPU Clocking Scheme	104
Initial Configuration on POR	104
Output Compare with Dedicated Timer	153

# Ρ

Packaging	
Details	272
Marking	271
Parallel Master Port. See PMP	187
Peripheral Enable Bits	114
Peripheral Module Disable Bits	114
Peripheral Pin Select (PPS)	117
Available Peripherals and Pins	117
Configuration Control	120
Considerations for Use	121
Input Mapping	118
Mapping Exceptions	120
Output Mapping	119
Peripheral Priority	
Registers	122–140
PICSTART Plus Development Programmer	
Pinout Descriptions	13–20
POR	
and On-Chip Voltage Regulator	239

Power-Saving Features				
Product Identification System				
Program Memory				
Access Using Table Instructions				
Address Space27				
Addressing45				
Flash Configuration Words				
Memory Maps				
Organization				
Program Space Visibility (PSV)				
Pulse Width Modulation. See PWM.				
Pulse-Width Modulation (PWM) Mode				
PWM				
Duty Cycle and Period156				
R				
Reader Response       288         Reference Clock Output       110				
Register Maps				
ADC				
Comparators				
CPU Core				
CRC				
CTMU				
I <sup>2</sup> C				
ICN				
Input Capture35				
Interrupt Controller				
NVM				
Output Compare				
Pad Configuration				
Parallel Master/Slave Port				
Peripheral Pin Select43 PMD				
PMD				
PORTB				
PORTC				
PORTD				
PORTE				
PORTF				
PORTG 40				
Real-Time Clock and Calendar42				
SPI				
System				
Timers				
UART				
Registers AD1CHS0 (A/D Input Select)218				
AD1CON1 (A/D Control 1)				
AD1CON2 (A/D Control 2)				
AD1CON3 (A/D Control 3)				
AD1CSSH (A/D Input Scan Select, High)				
AD1CSSL (A/D Input Scan Select, Low)				
AD1PCFGH (A/D Port Configuration High)219				
AD1PCFGL (A/D Port Configuration Low) 219				
ALCFGRPT (Alarm Configuration)				
ALMINSEC (Alarm Minutes and Seconds Value) 207				
ALMTHDY (Alarm Month and Day Value)				
ALWDHR (Alarm Weekday and Hours Value)				
CLKDIV (Clock Divider)				
CMSTAT (Comparator Status)				
CMxCON (Comparator x Control)				
CRCCON (CPU Control)				

CRCXOR (CRC XOR Polynomial)	212
CTMUCON (CTMU Control)	
CTMUICON (CTMU Current Control)	
CVRCON (Comparator Voltage	
Reference Control)	228
CW1 (Flash Configuration Word 1)	
CW2 (Flash Configuration Word 2)	
CW3 (Flash Configuration Word 3)	
DEVID (Device ID)	
DEVREV (Device Revision)	238
I2CxCON (I2Cx Control)	
I2CxMSK (I2Cx Slave Mode Address Mask)	178
I2CxSTAT (I2Cx Status)	
ICxCON1 (Input Capture x Control 1)	
ICxCON2 (Input Capture x Control 2)	
IECx (Interrupt Enable Control 0-5)	
IFSx (Interrupt Flag Status 0-5)	
INTCON1 (Interrupt Control 1)	
INTCON2 (Interrupt Control 2)	
IPCx (Interrupt Priority Control 0-23)	81_101
MINSEC (RTCC Minutes and	
Seconds Value)	205
MTHDY (RTCC Month and Day Value)	
NVMCON (Flash Memory Control)	
OCxCON1 (Output Compare x Control 1)	
OCxCON2 (Output Compare x Control 2)	
OSCCON (Oscillator Control)	
OSCTUN (FRC Oscillator Tune)	100
PADCFG1 (Pad Configuration Control)	102 202
PMADDR (PMP Address)	
PMAEN (PMP Enable)	
PMCON (PMP Control)	
PMMODE (PMP Mode)	
PMSTAT (PMP Status)	192
RCFGCAL (RTCC Calibration and	204
Configuration)	
RCON (Reset Control)	
REFOCON (Reference Oscillator Control)	
RPINRx (PPS Input Mapping 0-29)	
RPORx (PPS Output Mapping 0-15)	
SPIxCON1 (SPIx Control 1)	
SPIxCON2 (SPIx Control 2)	167
SPIxSTAT (SPIx Status and Control)	
SR (ALU STATUS)	
T1CON (Timer1 Control)	
TxCON (Timer2 and Timer4 Control)	
TyCON (Timer3 and Timer5 Control)	
UxMODE (UARTx Mode)	
UxSTA (UARTx Status and Control)	184
WKDYHR (RTCC Weekday and	
Hours Value)	205
YEAR (RTCC Year Value)	204
Resets	
Clock Source Selection	
Delay Times	58
RCON Flag Operation	57
SFR States	59
Revision History	281
RTCC	
Alarm Configuration	208
Calibration	
Register Mapping	200

## S

Selective Peripheral Power Control				
SFR Space				
Sleep Mode				
Software Simulator (MPLAB SIM)				
Software Stack				
SPI				
т				
Timer1				
Timer2/3 and Timer4/5				
Timing Diagrams				
CLKO and I/O Timing				
External Clock Requirements				
U				
UART				
Baud Rate Generator (BRG)				
IrDA Support				
Operation of UxCTS and UxRTS Pins				
Receiving				
Transmitting				
8-Bit Data Mode181				
9-Bit Data Mode181				
Break and Sync Sequence				
Universal Asynchronous Receiver Transmitter. See UART.				

V

VDDCORE/VCAP Pin	. 239
Voltage Regulator (On-Chip)	. 239
and BOR	. 240
Standby Mode	. 240
Tracking Mode	. 239
W	
Watchdog Timer (WDT)	. 240
Control Register	. 241
Windowed Operation	. 241

# THE MICROCHIP WEB SITE

Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web site contains the following information:

- Product Support Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- General Technical Support Frequently Asked Questions (FAQ), technical support requests, online discussion groups, Microchip consultant program member listing
- Business of Microchip Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

# CUSTOMER CHANGE NOTIFICATION SERVICE

Microchip's customer notification service helps keep customers current on Microchip products. Subscribers will receive e-mail notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, access the Microchip web site at www.microchip.com, click on Customer Change Notification and follow the registration instructions.

# **CUSTOMER SUPPORT**

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Field Application Engineer (FAE)
- Technical Support
- Development Systems Information Line

Customers should contact their distributor, representative or field application engineer (FAE) for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in the back of this document.

Technical support is available through the web site at: http://support.microchip.com

# READER RESPONSE

It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip product. If you wish to provide your comments on organization, clarity, subject matter, and ways in which our documentation can better serve you, please FAX your comments to the Technical Publications Manager at (480) 792-4150.

Please list the following information, and use this outline to provide us with your comments about this document.

To:	Technical Publications Manager	Total Pages Sent				
RE:	Reader Response					
From	n: Name					
	Address					
	Telephone: ()	FAX: ()				
Application (optional):						
Wou	ld you like a reply? <u>Y</u>					
Devi	ce: PIC24FJ256GA110 Family	Literature Number: DS39905B				
Que	stions:					
1. \	What are the best features of this do	cument?				
_						
2. ł	How does this document meet your I	hardware and software development needs?				
_						
-						
3. [	. Do you find the organization of this document easy to follow? If not, why?					
-						
-						
4. \	What additions to the document do y	ou think would enhance the structure and subject?				
-						
5. \	Ivhat deletions from the document c	ould be made without affecting the overall usefulness?				
-						
- 6	s there any incorrect or misleading i	nformation (what and where)?				
0. 1	6. Is there any incorrect or misleading information (what and where)?					
-						
7. I	How would you improve this docume	ent?				
-						
-						
-						

# **PRODUCT IDENTIFICATION SYSTEM**

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

Product Group Pin Count —— Tape and Reel Fl Temperature Rar		<ul> <li>Examples:</li> <li>a) PIC24FJ128GA106-I/PT: General purpose PIC24F, 128-Kbyte program memory, 64-pin, Industrial temp., TQFP package.</li> <li>b) PIC24FJ256GA110-I/PT: General purpose PIC24F, 256-Kbyte program memory, 100-pin, Industrial temp., TQFP package.</li> </ul>		
Architecture	Architecture 24 = 16-bit modified Harvard without DSP			
Flash Memory Family	Family FJ = Flash program memory			
Product Group	GA1 = General purpose microcontrollers			
Pin Count	06 = 64-pin 08 = 80-pin 10 = 100-pin			
Temperature Range	e I = -40°C to +85°C (Industrial)			
Package	PF = 100-lead (14x14x1 mm) TQFP (Thin Quad Flatpack) PT = 64-lead, 80-lead, 100-lead (12x12x1 mm) TQFP (Thin Quad Flatpack)			
Pattern	Three-digit QTP, SQTP, Code or Special Requirements (blank otherwise) ES = Engineering Sample			

© 2008 Microchip Technology Inc.



# WORLDWIDE SALES AND SERVICE

#### AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://support.microchip.com Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

**Dallas** Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara, CA Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto Mississauga, Ontario, Canada Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

Asia Pacific Office Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon Hong Kong Tel: 852-2401-1200 Fax: 852-2401-3431

Australia - Sydney Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

**China - Beijing** Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

**China - Chengdu** Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

**China - Hong Kong SAR** Tel: 852-2401-1200 Fax: 852-2401-3431

**China - Nanjing** Tel: 86-25-8473-2460

Fax: 86-25-8473-2470 **China - Qingdao** Tel: 86-532-8502-7355

Fax: 86-532-8502-7205 **China - Shanghai** Tel: 86-21-5407-5533

Fax: 86-21-5407-5066 China - Shenyang Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

**China - Shenzhen** Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

**China - Wuhan** Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

**China - Xiamen** Tel: 86-592-2388138 Fax: 86-592-2388130

**China - Xian** Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

**China - Zhuhai** Tel: 86-756-3210040 Fax: 86-756-3210049

## ASIA/PACIFIC

India - Bangalore Tel: 91-80-4182-8400 Fax: 91-80-4182-8422

India - New Delhi Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

**Japan - Yokohama** Tel: 81-45-471- 6166 Fax: 81-45-471-6122

**Korea - Daegu** Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

**Malaysia - Penang** Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065 Fax: 63-2-634-9069

Singapore Tel: 65-6334-8870 Fax: 65-6334-8850

**Taiwan - Hsin Chu** Tel: 886-3-572-9526 Fax: 886-3-572-6459

**Taiwan - Kaohsiung** Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

**Thailand - Bangkok** Tel: 66-2-694-1351 Fax: 66-2-694-1350

### EUROPE

Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

**Italy - Milan** Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

**Spain - Madrid** Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

**UK - Wokingham** Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/02/08